

P. TENT COOPERATION TREATY

From the INTERNATIONAL BUREAU

PCT

NOTIFICATION OF ELECTION

(PCT Rule 61.2)

To:	Assistant Commissioner for Patents United States Patent and Trademark Office Box PCT Washington, D.C.20231 ETATS-UNIS D'AMERIQUE
in its capacity as elected Office	

Date of mailing (day/month/year) 11 August 2000 (11.08.00)	Applicant's or agent's file reference 2/6101
International application No. PCT/IB99/02087	Priority date (day/month/year) 07 December 1998 (07.12.98)
International filing date (day/month/year) 07 December 1999 (07.12.99)	
Applicant LEV, Arie et al	

1. The designated Office is hereby notified of its election made:

in the demand filed with the International Preliminary Examining Authority on:
06 July 2000 (06.07.00)

in a notice effecting later election filed with the International Bureau on:

2. The election was

was not

made before the expiration of 19 months from the priority date or, where Rule 32 applies, within the time limit under Rule 32.2(b).

The International Bureau of WIPO 34, chemin des Colombettes 1211 Geneva 20, Switzerland	Authorized officer Pascal Piriou
Facsimile No.: (41-22) 740.14.35	Telephone No.: (41-22) 338.83.38

COPY

From the
INTERNATIONAL PRELIMINARY EXAMINING AUTHORITY

To:

FREIMANN, Daniel
P.O. Box 29814
61297 Tel-Aviv
ISRAEL

PCT

NOTIFICATION OF TRANSMITTAL OF
THE INTERNATIONAL PRELIMINARY
EXAMINATION REPORT

(PCT Rule 71.1)

Date of mailing (day/month/year)	19.03.2001
-------------------------------------	------------

Applicant's or agent's file reference 2/6101	IMPORTANT NOTIFICATION	
---	------------------------	--

International application No. PCT/IB99/02087	International filing date (day/month/year) 07/12/1999	Priority date (day/month/year) 07/12/1998
---	--	--

Applicant: SYSTEL DEVELOPMENT AND INDUSTRIES LTD. et al.

1. The applicant is hereby notified that this International Preliminary Examining Authority transmits herewith the international preliminary examination report and its annexes, if any, established on the international application.
2. A copy of the report and its annexes, if any, is being transmitted to the International Bureau for communication to all the elected Offices.
3. Where required by any of the elected Offices, the International Bureau will prepare an English translation of the report (but not of any annexes) and will transmit such translation to those Offices.

4. REMINDER

The applicant must enter the national phase before each elected Office by performing certain acts (filing translations and paying national fees) within 30 months from the priority date (or later in some Offices) (Article 39(1)) (see also the reminder sent by the International Bureau with Form PCT/IB/301).

Where a translation of the international application must be furnished to an elected Office, that translation must contain a translation of any annexes to the international preliminary examination report. It is the applicant's responsibility to prepare and furnish such translation directly to each elected Office concerned.

For further details on the applicable time limits and requirements of the elected Offices, see Volume II of the PCT Applicant's Guide.

Name and mailing address of the IPEA:
European Patent Office D-80298 Munich Tel.: +49 89 2399 - 0 Tx: 520656 29000 C Fax: +49 89 2399 - 4465

Authorized officer
Babisch, A.
Tel.: +49 89 2399-2967



INTERNATIONAL PRELIMINARY EXAMINATION REPORT

(PCT Article 36 and Rule 70)

Applicant's or agent's file reference 2/6101	FOR FURTHER ACTION		See Notification of Transmittal of International Preliminary Examination Report (Form PCT/IPEA/416)
International application No. PCT/IB99/02087	International filing date (day/month/year) 07/12/1999	Priority date (day/month/year) 07/12/1998	
International Patent Classification (IPC) or national classification and IPC H05B41/00			
Applicant SYTEL DEVELOPMENT AND INDUSTRIES LTD. et al.			
<p>1. This international preliminary examination report has been prepared by this International Preliminary Examining Authority and is transmitted to the applicant according to Article 36.</p> <p>2. This REPORT consists of a total of 5 sheets, including this cover sheet.</p> <p><input type="checkbox"/> This report is also accompanied by ANNEXES, i.e. sheets of the description, claims and/or drawings which have been amended and are the basis for this report and/or sheets containing rectifications made before this Authority (see Rule 70.16 and Section 607 of the Administrative Instructions under the PCT).</p> <p>These annexes consist of a total of sheets.</p>			
<p>3. This report contains indications relating to the following items:</p> <ul style="list-style-type: none"> I <input checked="" type="checkbox"/> Basis of the report II <input type="checkbox"/> Priority III <input checked="" type="checkbox"/> Non-establishment of opinion with regard to novelty, inventive step and industrial applicability IV <input type="checkbox"/> Lack of unity of invention V <input checked="" type="checkbox"/> Reasoned statement under Article 35(2) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement VI <input type="checkbox"/> Certain documents cited VII <input checked="" type="checkbox"/> Certain defects in the international application VIII <input type="checkbox"/> Certain observations on the international application 			

Date of submission of the demand 06/07/2000	Date of completion of this report 19.03.2001
Name and mailing address of the international preliminary examining authority:  European Patent Office D-80298 Munich Tel. +49 89 2399 - 0 Tx: 523656 epmu d Fax: +49 89 2399 - 4465	Authorized officer Villafuerte Abrego Telephone No. +49 89 2399 2189



**INTERNATIONAL PRELIMINARY
EXAMINATION REPORT**

International application No. PCT/IB99/02087

I. Basis of the report

1. This report has been drawn on the basis of (*substitute sheets which have been furnished to the receiving Office in response to an invitation under Article 14 are referred to in this report as "originally filed" and are not annexed to the report since they do not contain amendments (Rules 70.16 and 70.17.)*):

Description, pages:

1-73 as originally filed

Claims, No.:

1-10 as originally filed

Drawings, sheets:

1/17-17/17 as originally filed

2. With regard to the **language**, all the elements marked above were available or furnished to this Authority in the language in which the international application was filed, unless otherwise indicated under this item.

These elements were available or furnished to this Authority in the following language: , which is:

- the language of a translation furnished for the purposes of the international search (under Rule 23.1(b)).
- the language of publication of the international application (under Rule 48.3(b)).
- the language of a translation furnished for the purposes of international preliminary examination (under Rule 55.2 and/or 55.3).

3. With regard to any **nucleotide and/or amino acid sequence** disclosed in the international application, the international preliminary examination was carried out on the basis of the sequence listing:

- contained in the international application in written form.
- filed together with the international application in computer readable form.
- furnished subsequently to this Authority in written form.
- furnished subsequently to this Authority in computer readable form.
- The statement that the subsequently furnished written sequence listing does not go beyond the disclosure in the international application as filed has been furnished.
- The statement that the information recorded in computer readable form is identical to the written sequence listing has been furnished.

4. The amendments have resulted in the cancellation of:

- the description, pages:
- the claims, Nos.:

**INTERNATIONAL PRELIMINARY
EXAMINATION REPORT**

International application No. PCT/IB99/02087

the drawings, sheets:

5. This report has been established as if (some of) the amendments had not been made, since they have been considered to go beyond the disclosure as filed (Rule 70.2(c)):
(Any replacement sheet containing such amendments must be referred to under item 1 and annexed to this report.)

6. Additional observations, if necessary:

III. Non-establishment of opinion with regard to novelty, inventive step and industrial applicability

1. The questions whether the claimed invention appears to be novel, to involve an inventive step (to be non-obvious), or to be industrially applicable have not been examined in respect of:
- the entire international application.
- claims Nos. 11-48.
- because:
- the said international application, or the said claims Nos. 11-48 relate to the following subject matter which does not require an international preliminary examination (*specify*):
see separate sheet
- the description, claims or drawings (*indicate particular elements below*) or said claims Nos. are so unclear that no meaningful opinion could be formed (*specify*):
- the claims, or said claims Nos. are so inadequately supported by the description that no meaningful opinion could be formed.
- no international search report has been established for the said claims Nos. 22-48.
2. A meaningful international preliminary examination report cannot be carried out due to the failure of the nucleotide and/or amino acid sequence listing to comply with the standard provided for in Annex C of the Administrative Instructions:
- the written form has not been furnished or does not comply with the standard.
- the computer readable form has not been furnished or does not comply with the standard.

V. Reasoned statement under Article 35(2) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement

1. Statement

Novelty (N) Yes: Claims 1-10

**INTERNATIONAL PRELIMINARY
EXAMINATION REPORT**

International application No. PCT/IB99/02087

	No:	Claims
Inventive step (IS)	Yes:	Claims 1-10
	No:	Claims
Industrial applicability (IA)	Yes:	Claims 1-10
	No:	Claims

2. Citations and explanations
see separate sheet

VII. Certain defects in the international application

The following defects in the form or contents of the international application have been noted:
see separate sheet

**INTERNATIONAL PRELIMINARY
EXAMINATION REPORT - SEPARATE SHEET**

International application No. PCT/IB99/02087

To point III:

The International Search Authority found multiple groups of inventions in this international application as follows:

- Claims 1-10: a ballast with common mode inductor for fault ground current;
- Claims 11-21: a ballast with dynamic dead time control;
- Claims 22-32: a ballast with combined PWM and frequency modulation;
- Claims 33-46: a ballast with transmitted dim control data and PFC;
- Claims 47-48: a method of dimming by monitoring the load current.

Following an invitation to restrict the claims, no reply was received from the Applicants.

To point V:

- The document cited in the International Search Report **D1 = JP-A-10-303674** is considered to be the most relevant state of the art.
- In the opinion of the Examining Authority the structural combination characterising Claim 1 is not fairly taught or suggested by the prior art. In particular the prior art does not indicate the monitoring of the fault current by a common mode line inductor for turning off the inverter or power to the inverter circuit. The independent Claim 1 is thus new, inventive and industrially applicable, and fulfils therefore the requirements of Article 33 PCT. The dependent claims 2-10 are equally clear, concise and are supported by the description and also fulfil the requirements of Article 33 PCT.

To point VII:

- According to Rule 5.1 (a) (ii) PCT, document **D1** should be mentioned in the description and the background art useful for understanding the invention discussed therein.
- To meet the requirements of Rule 6.3 (b) PCT, the claims should be in the two part form, i.e. a first part or preamble indicating the necessary technical features known from **D1** and a second characterising part, preceded by the expression "characterised by" or "characterised in that" and containing only the new technical features.

* * * *

PATENT COOPERATION TREATY

COPY**PCT****NOTICE INFORMING THE APPLICANT OF THE COMMUNICATION OF THE INTERNATIONAL APPLICATION TO THE DESIGNATED OFFICES**

(PCT Rule 47.1(c), first sentence)

Date of mailing (day/month/year) 15 June 2000 (15.06.00)			
Applicant's or agent's file reference 2/6101		IMPORTANT NOTICE	
International application No. PCT/IB99/02087	International filing date (day/month/year) 07 December 1999 (07.12.99)	Priority date (day/month/year) 07 December 1998 (07.12.98)	
Applicant SYSTEL DEVELOPMENT AND INDUSTRIES LTD. et al			

1. Notice is hereby given that the International Bureau has communicated, as provided in Article 20, the international application to the following designated Offices on the date indicated above as the date of mailing of this Notice:
CN,JP,US

In accordance with Rule 47.1(c), third sentence, those Offices will accept the present Notice as conclusive evidence that the communication of the international application has duly taken place on the date of mailing indicated above and no copy of the international application is required to be furnished by the applicant to the designated Office(s).

2. The following designated Offices have waived the requirement for such a communication at this time:
EP,IN

The communication will be made to those Offices only upon their request. Furthermore, those Offices do not require the applicant to furnish a copy of the international application (Rule 49.1(a-bis)).

3. Enclosed with this Notice is a copy of the international application as published by the International Bureau on 15 June 2000 (15.06.00) under No. WO 00/35252

REMINDER REGARDING CHAPTER II (Article 31(2)(a) and Rule 54.2)

If the applicant wishes to postpone entry into the national phase until 30 months (or later in some Offices) from the priority date, a demand for international preliminary examination must be filed with the competent International Preliminary Examining Authority before the expiration of 19 months from the priority date.

It is the applicant's sole responsibility to monitor the 19-month time limit.

Note that only an applicant who is a national or resident of a PCT Contracting State which is bound by Chapter II has the right to file a demand for international preliminary examination.

REMINDER REGARDING ENTRY INTO THE NATIONAL PHASE (Article 22 or 39(1))

If the applicant wishes to proceed with the international application in the national phase, he must, within 20 months or 30 months, or later in some Offices, perform the acts referred to therein before each designated or elected Office.

For further important information on the time limits and acts to be performed for entering the national phase, see the Annex to Form PCT/IB/301 (Notification of Receipt of Record Copy) and Volume II of the PCT Applicant's Guide.

The International Bureau of WIPO 34, chemin des Colombettes 1211 Geneva 20, Switzerland Facsimile No. (41-22) 740.14.35	Authorized officer J. Zahra Telephone No. (41-22) 338.83.38
--	---

From the:
INTERNATIONAL PRELIMINARY EXAMINING AUTHORITY

PCT

COPY

To:
FREIMANN, Daniel
P.O. Box 29814
61297 Tel-Aviv
ISRAEL

WRITTEN OPINION

(PCT Rule 66)

Date of mailing
(day/month/year) 06.12.2000

Applicant's or agent's file reference 2/6101	REPLY DUE	within 2 month(s) from the above date of mailing
International application No. PCT/IB99/02087	International filing date (day/month/year) 07/12/1999	Priority date (day/month/year) 07/12/1998
International Patent Classification (IPC) or both national classification and IPC H05B41/00		
Applicant SYSTEL DEVELOPMENT AND INDUSTRIES LTD. et al.		

1. This written opinion is the first drawn up by this International Preliminary Examining Authority.

2. This opinion contains indications relating to the following items:

- I Basis of the opinion
- II Priority
- III Non-establishment of opinion with regard to novelty, inventive step and industrial applicability
- IV Lack of unity of invention
- V Reasoned statement under Rule 66.2(a)(ii) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement
- VI Certain document cited
- VII Certain defects in the international application
- VIII Certain observations on the international application

3. The applicant is hereby invited to reply to this opinion.

When? See the time limit indicated above. The applicant may, before the expiration of that time limit, request this Authority to grant an extension, see Rule 66.2(d).

How? By submitting a written reply, accompanied, where appropriate, by amendments, according to Rule 66.3. For the form and the language of the amendments, see Rules 66.8 and 66.9.

Also: For an additional opportunity to submit amendments, see Rule 66.4.
For the examiner's obligation to consider amendments and/or arguments, see Rule 66.4 bis.
For an informal communication with the examiner, see Rule 66.6.

If no reply is filed, the international preliminary examination report will be established on the basis of this opinion.

4. The final date by which the international preliminary examination report must be established according to Rule 66.2 is: 07/04/2001.

Name and mailing address of the international preliminary examining authority:

European Patent Office
D-80298 Munich
Tel. +49 89 2399 - 0 Tx. 523656 epmu c
Fax: +49 89 2399 - 4665

Authorized officer / Examiner:

Villafuerte Abrego

Formalities officer (incl. extension of time limits)
Keillerer, C
Telephone No. +49 89 2393 2261



I. Basis of the opinion

1. This opinion has been drawn on the basis of (substitute sheets which have been furnished to the receiving Office in response to an invitation under Article 14 are referred to in this opinion as "originally filed".):

Description, pages:

1-73 as originally filed

Claims, No.:

1-10 as originally filed

Drawings, sheets:

1/17-17/17 as originally filed

2. With regard to the language, all the elements marked above were available or furnished to this Authority in the language in which the international application was filed, unless otherwise indicated under this item.

These elements were available or furnished to this Authority in the following language: , which is:

- the language of a translation furnished for the purposes of the international search (under Rule 23.1(b)).
- the language of publication of the international application (under Rule 48.3(b)).
- the language of a translation furnished for the purposes of international preliminary examination (under Rule 55.2 and/or 55.3).

3. With regard to any nucleotide and/or amino acid sequence disclosed in the international application, the International preliminary examination was carried out on the basis of the sequence listing:

- contained in the International application in written form.
- filed together with the International application in computer readable form.
- furnished subsequently to this Authority in written form.
- furnished subsequently to this Authority in computer readable form.
- The statement that the subsequently furnished written sequence listing does not go beyond the disclosure in the International application as filed has been furnished.
- The statement that the information recorded in computer readable form is identical to the written sequence listing has been furnished.

4. The amendments have resulted in the cancellation of:

- the description. pages:
- the claims. Nos.:

the drawings, sheets:

5. This report has been established as if (some of) the amendments had not been made, since they have been considered to go beyond the disclosure as filed (Rule 70.2(c)).

(Any replacement sheet containing such amendments must be referred to under item 1 and annexed to this report.)

6. Additional observations, if necessary:

III. Non-establishment of opinion with regard to novelty, inventive step and industrial applicability

The questions whether the claimed invention appears to be novel, to involve an inventive step (to be non-obvious), or to be industrially applicable have not been and will not be examined in respect of:

the entire international application,

claims Nos. 11-48.

because:

the said International application, or the said claims Nos. relate to the following subject matter which does not require an international preliminary examination (specify):

the description, claims or drawings (*indicate particular elements below*) or said claims Nos. are so unclear that no meaningful opinion could be formed (specify):

the claims, or said claims Nos. are so inadequately supported by the description that no meaningful opinion could be formed.

no international search report has been established for the said claims Nos. 11-48.

2. A written opinion cannot be drawn due to the failure of the nucleotide and/or amino acid sequence listing to comply with the standard provided for in Annex C of the Administrative instructions:

the written form has not been furnished or does not comply with the standard.

the computer readable form has not been furnished or does not comply with the standard.

V. Reasoned statement under Rule 66.2(a)(ii) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement

1. Statement

Novelty (N)

Claims 1-10 YES

Inventive step (IS)

Claims 1-10 YES

WRITTEN OPINION

International application No. PCT/IB99/02067

Industrial applicability (IA) Claims 1-10 YES

2. Citations and explanations
see separate sheet

VIII. Certain observations on the international application

The following observations on the clarity of the claims, description, and drawings or on the question whether the claims are fully supported by the description, are made:
see separate sheet

To point III:

The International Search Authority found multiple groups of inventions in this international application as follows:

- Claims 1-10: a ballast with common mode inductor for fault ground current;
- Claims 11-21: a ballast with dynamic dead time control;
- Claims 22-32: a ballast with combined PWM and frequency modulation;
- Claims 33-46: a ballast with transmitted dim control data and PFC;
- Claims 47-48: a method of dimming by monitoring the load current.

Following an invitation to restrict the claims, no reply was received from the Applicants.

To point V:

- The document cited in the International Search Report D1 = JP-A-10-303674 is considered to be the most relevant state of the art.
- In the opinion of the Examining Authority the structural combination characterising Claim 1 is not fairly taught or suggested by the prior art. In particular the prior art does not indicate the monitoring of the fault current by a common mode line inductor for turning off the inverter or power to the inverter circuit. The independent Claim 1 is thus new, inventive and industrially applicable, and fulfils therefore the requirements of Article 33 PCT. The dependent claims 2-10 are equally clear, concise and are supported by the description and also fulfil the requirements of Article 33 PCT.

To point VII:

- According to Rule 5.1 (a) (ii) PCT, document D1 should be mentioned in the description and the background art useful for understanding the invention discussed therein.
- To meet the requirements of Rule 6.3 (b) PCT, the claims should be in the two part form, i.e. a first part or preamble indicating the necessary technical features known from D1 and a second characterising part, preceded by the expression "characterised by" or "characterised in that" and containing only the new technical features.

.....

PATENT COOPERATION TREATY

PCT

- From the INTERNATIONAL SEARCHING AUTHORITY

To:
FREIMANN, Daniel
P.O. Box 29814
61297 Tel-Aviv
ISRAEL

NOTIFICATION OF TRANSMITTAL OF
THE INTERNATIONAL SEARCH REPORT
OR THE DECLARATION

(PCT Rule 44.1)

		Date of mailing (day/month/year) 29/06/2000
Applicant's or agent's file reference 2/6101	FOR FURTHER ACTION See paragraphs 1 and 4 below	
International application No. PCT/ IB 99/ 02087	International filing date (day/month/year) 07/12/1999	
Applicant SYSTEL DEVELOPMENT AND INDUSTRIES LTD. et al.		

1. The applicant is hereby notified that the International Search Report has been established and is transmitted herewith.

Filing of amendments and statement under Article 19:

The applicant is entitled, if he so wishes, to amend the claims of the International Application (see Rule 46):

When? The time limit for filing such amendments is normally 2 months from the date of transmittal of the International Search Report; however, for more details, see the notes on the accompanying sheet.

Where? Directly to the International Bureau of WIPO
34, chemin des Colombettes
1211 Geneva 20, Switzerland
Fascimile No.: (41-22) 740.14.35

For more detailed instructions, see the notes on the accompanying sheet.

2. The applicant is hereby notified that no International Search Report will be established and that the declaration under Article 17(2)(a) to that effect is transmitted herewith.

3. **With regard to the protest** against payment of (an) additional fee(s) under Rule 40.2, the applicant is notified that:

the protest together with the decision thereon has been transmitted to the International Bureau together with the applicant's request to forward the texts of both the protest and the decision thereon to the designated Offices.


no decision has been made yet on the protest; the applicant will be notified as soon as a decision is made.

4. **Further action(s):** The applicant is reminded of the following:

Shortly after **18 months** from the priority date, the international application will be published by the International Bureau. If the applicant wishes to avoid or postpone publication, a notice of withdrawal of the international application, or of the priority claim, must reach the International Bureau as provided in Rules 90bis.1 and 90bis.3, respectively, before the completion of the technical preparations for international publication.

Within **19 months** from the priority date, a demand for international preliminary examination must be filed if the applicant wishes to postpone the entry into the national phase until 30 months from the priority date (in some Offices even later).

Within **20 months** from the priority date, the applicant must perform the prescribed acts for entry into the national phase before all designated Offices which have not been elected in the demand or in a later election within 19 months from the priority date or could not be elected because they are not bound by Chapter II.

Name and mailing address of the International Searching Authority  European Patent Office, P.B. 5818 Patentlaan 2 NL-2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Authorized officer Mark Quinn 
---	---

NOTES TO FORM PCT/ISA/220

These Notes are intended to give the basic instructions concerning the filing of amendments under article 19. The Notes are based on the requirements of the Patent Cooperation Treaty, the Regulations and the Administrative Instructions under that Treaty. In case of discrepancy between these Notes and those requirements, the latter are applicable. For more detailed information, see also the PCT Applicant's Guide, a publication of WIPO.

In these Notes, "Article", "Rule", and "Section" refer to the provisions of the PCT, the PCT Regulations and the PCT Administrative Instructions, respectively.

INSTRUCTIONS CONCERNING AMENDMENTS UNDER ARTICLE 19

The applicant has, after having received the international search report, one opportunity to amend the claims of the international application. It should however be emphasized that, since all parts of the international application (claims, description and drawings) may be amended during the international preliminary examination procedure, there is usually no need to file amendments of the claims under Article 19 except where, e.g. the applicant wants the latter to be published. Furthermore, it should be emphasized that provisional protection is available in some States only.

What parts of the international application may be amended?

Under Article 19, only the claims may be amended.

During the international phase, the claims may also be amended (or further amended) under Article 34 before the International Preliminary Examining Authority. The description and drawings may only be amended under Article 34 before the International Examining Authority.

Upon entry into the national phase, all parts of the international application may be amended under Article 28 or, where applicable, Article 41.

When?

Within 2 months from the date of transmittal of the international search report or 16 months from the priority date, whichever time limit expires later. It should be noted, however, that the amendments will be considered as having been received on time if they are received by the International Bureau after the expiration of the applicable time limit but before the completion of the technical preparations for international publication (Rule 46.1).

Where not to file the amendments?

The amendments may only be filed with the International Bureau and not with the receiving Office or the International Searching Authority (Rule 46.2).

Where a demand for international preliminary examination has been/is filed, see below.

How?

Either by cancelling one or more entire claims, by adding one or more new claims or by amending the text of one or more of the claims as filed.

A replacement sheet must be submitted for each sheet of the claims which, on account of an amendment or amendments, differs from the sheet originally filed.

All the claims appearing on a replacement sheet must be numbered in Arabic numerals. Where a claim is cancelled, no renumbering of the other claims is required. In all cases where claims are renumbered, they must be renumbered consecutively (Administrative Instructions, Section 205(b)).

The amendments must be made in the language in which the international application is to be published.

What documents must/may accompany the amendments?

Letter (Section 205(b)):

The amendments must be submitted with a letter.

The letter will not be published with the international application and the amended claims. It should not be confused with the "Statement under Article 19(1)" (see below, under "Statement under Article 19(1)").

The letter must be in English or French, at the choice of the applicant. However, if the language of the international application is English, the letter must be in English; if the language of the international application is French, the letter must be in French.

NOTES TO FORM PCT/ISA/220 (continued)

The letter must indicate the differences between the claims as filed and the claims as amended. It must, in particular, indicate, in connection with each claim appearing in the international application (it being understood that identical indications concerning several claims may be grouped), whether

- (i) the claim is unchanged;
- (ii) the claim is cancelled;
- (iii) the claim is new;
- (iv) the claim replaces one or more claims as filed;
- (v) the claim is the result of the division of a claim as filed.

The following examples illustrate the manner in which amendments must be explained in the accompanying letter:

1. [Where originally there were 48 claims and after amendment of some claims there are 51]:
"Claims 1 to 29, 31, 32, 34, 35, 37 to 48 replaced by amended claims bearing the same numbers; claims 30, 33 and 36 unchanged; new claims 49 to 51 added."
2. [Where originally there were 15 claims and after amendment of all claims there are 11]:
"Claims 1 to 15 replaced by amended claims 1 to 11."
3. [Where originally there were 14 claims and the amendments consist in cancelling some claims and in adding new claims]:
"Claims 1 to 6 and 14 unchanged; claims 7 to 13 cancelled; new claims 15, 16 and 17 added." or
"Claims 7 to 13 cancelled; new claims 15, 16 and 17 added; all other claims unchanged."
4. [Where various kinds of amendments are made]:
"Claims 1-10 unchanged; claims 11 to 13, 18 and 19 cancelled; claims 14, 15 and 16 replaced by amended claim 14; claim 17 subdivided into amended claims 15, 16 and 17; new claims 20 and 21 added."

"Statement under article 19(1)" (Rule 46.4)

The amendments may be accompanied by a statement explaining the amendments and indicating any impact that such amendments might have on the description and the drawings (which cannot be amended under Article 19(1)).

The statement will be published with the international application and the amended claims.

It must be in the language in which the international application is to be published.

It must be brief, not exceeding 500 words if in English or if translated into English.

It should not be confused with and does not replace the letter indicating the differences between the claims as filed and as amended. It must be filed on a separate sheet and must be identified as such by a heading, preferably by using the words "Statement under Article 19(1)."

It may not contain any disparaging comments on the international search report or the relevance of citations contained in that report. Reference to citations, relevant to a given claim, contained in the international search report may be made only in connection with an amendment of that claim.

Consequence if a demand for international preliminary examination has already been filed

If, at the time of filing any amendments and any accompanying statement, under Article 19, a demand for international preliminary examination has already been submitted, the applicant must preferably, at the time of filing the amendments (and any statement) with the International Bureau, also file with the International Preliminary Examining Authority a copy of such amendments (and of any statement) and, where required, a translation of such amendments for the procedure before that Authority (see Rules 55.3(a) and 62.2, first sentence). For further information, see the Notes to the demand form (PCT/IPEA/401).

Consequence with regard to translation of the international application for entry into the national phase

The applicant's attention is drawn to the fact that, upon entry into the national phase, a translation of the claims as amended under Article 19 may have to be furnished to the designated/elected Offices, instead of, or in addition to, the translation of the claims as filed.

For further details on the requirements of each designated/elected Office, see Volume II of the PCT Applicant's Guide.

PATENT COOPERATION TREATY

PCT

INTERNATIONAL SEARCH REPORT

(PCT Article 18 and Rules 43 and 44)

Applicant's or agent's file reference 2/6101	FOR FURTHER ACTION see Notification of Transmittal of International Search Report (Form PCT/ISA/220) as well as, where applicable, item 5 below.	
International application No. PCT/ IB 99/ 02087	International filing date (day/month/year) 07/12/1999	(Earliest) Priority Date (day/month/year) 07/12/1998
Applicant SYSTEL DEVELOPMENT AND INDUSTRIES LTD. et al.		

This International Search Report has been prepared by this International Searching Authority and is transmitted to the applicant according to Article 18. A copy is being transmitted to the International Bureau.

This International Search Report consists of a total of 5 sheets.

It is also accompanied by a copy of each prior art document cited in this report.

1. Basis of the report

- a. With regard to the language, the international search was carried out on the basis of the international application in the language in which it was filed, unless otherwise indicated under this item.
 - the international search was carried out on the basis of a translation of the international application furnished to this Authority (Rule 23.1(b)).
- b. With regard to any nucleotide and/or amino acid sequence disclosed in the international application, the international search was carried out on the basis of the sequence listing :
 - contained in the international application in written form.
 - filed together with the international application in computer readable form.
 - furnished subsequently to this Authority in written form.
 - furnished subsequently to this Authority in computer readable form.
 - the statement that the subsequently furnished written sequence listing does not go beyond the disclosure in the international application as filed has been furnished.
 - the statement that the information recorded in computer readable form is identical to the written sequence listing has been furnished

2. Certain claims were found unsearchable (See Box I).

3. Unity of invention is lacking (see Box II).

4. With regard to the title,

- the text is approved as submitted by the applicant.
- the text has been established by this Authority to read as follows:

DIGITAL LAMP BALLAST

5. With regard to the abstract,

- the text is approved as submitted by the applicant.
- the text has been established, according to Rule 38.2(b), by this Authority as it appears in Box III. The applicant may, within one month from the date of mailing of this international search report, submit comments to this Authority.

6. The figure of the drawings to be published with the abstract is Figure No.

- as suggested by the applicant.
- because the applicant failed to suggest a figure.
- because this figure better characterizes the invention.

21

None of the figures.

INTERNATIONAL SEARCH REPORTInternational application No.
PCT/IB 99/02087**Box I Observations where certain claims were found unsearchable (Continuation of item 1 of first sheet)**

This International Search Report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1. Claims Nos.: because they relate to subject matter not required to be searched by this Authority, namely:

2. Claims Nos.: because they relate to parts of the International Application that do not comply with the prescribed requirements to such an extent that no meaningful International Search can be carried out, specifically:

3. Claims Nos.: because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

Box II Observations where unity of invention is lacking (Continuation of item 2 of first sheet)

This International Searching Authority found multiple inventions in this international application, as follows:

see additional sheet

1. As all required additional search fees were timely paid by the applicant, this International Search Report covers all searchable claims.

2. As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.

3. As only some of the required additional search fees were timely paid by the applicant, this International Search Report covers only those claims for which fees were paid, specifically claims Nos.:

1-10, 11-21

4. No required additional search fees were timely paid by the applicant. Consequently, this International Search Report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:

Remark on Protest

The additional search fees were accompanied by the applicant's protest.

No protest accompanied the payment of additional search fees.

FURTHER INFORMATION CONTINUED FROM PCT/ISA/ 210

This International Searching Authority found multiple (groups of) inventions in this international application, as follows:

1. Claims: 1-10

Ballast with common mode inductor for fault ground current.

2. Claims: 11-21

Ballast with dynamic dead time control.

3. Claims: 22-32

Ballast with combined PWM and frequency modulation.

4. Claims: 33-46

Ballast with transmitted dimm control data and power factor correction.

5. Claims: 47-48

A method of dimming by monitoring the load current.

INTERNATIONAL SEARCH REPORT

International Application No

PCT/EP 99/02087

A. CLASSIFICATION OF SUBJECT MATTER
 IPC 7 H05B41/00 H05B41/292

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
 IPC 7 H05B

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	PATENT ABSTRACTS OF JAPAN vol. 1999, no. 02, 26 February 1999 (1999-02-26) & JP 10 303674 A (SONY CORP), 13 November 1998 (1998-11-13) abstract ---	1-10
P,X	US 5 877 926 A (MOISIN MIHAIL S) 2 March 1999 (1999-03-02) the whole document ---	1
A	WO 90 09087 A (TEO WILLIE CHIN KIANG ;FLOTRONIC TECHNOLOGY PTE LTD (SG); SKALAK P) 9 August 1990 (1990-08-09) the whole document ---	1-10
	-/-	

 Further documents are listed in the continuation of box C. Patent family members are listed in annex.

° Special categories of cited documents :

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

14 June 2000

Date of mailing of the international search report

29.06.00

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl.
Fax: (+31-70) 340-3016

Authorized officer

Villafuerte Abrego

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 99/02087

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	EP 0 469 255 A (TANDBERG DATA) 5 February 1992 (1992-02-05) the whole document ---	1-10
X	DE 196 39 873 A (INT RECTIFIER CORP) 12 June 1997 (1997-06-12) column 8, line 28 -column 9, line 17; figures 1-6 ---	11-21
E	US 6 002 213 A (WOOD PETER N) 14 December 1999 (1999-12-14) the whole document ---	11-21
A	GB 2 298 749 A (INT RECTIFIER CORP) 11 September 1996 (1996-09-11) page 5, line 1 -page 13, line 26; figures 2-5 ---	11-21
A	US 5 500 792 A (SONG BOK-KI ET AL) 19 March 1996 (1996-03-19) column 4, line 43 -column 9, line 22; figures 1-6D -----	11-21

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT 99/02087


Patent document cited in search report		Publication date	Patent family member(s)		Publication date
JP 10303674	A	13-11-1998	NONE		
US 5877926	A	02-03-1999	AU 1067899 A		03-05-1999
			WO 9920083 A		22-04-1999
WO 9009087	A	09-08-1990	AU 626537 B		06-08-1992
			AU 3031489 A		24-08-1990
			DE 68921620 D		13-04-1995
			EP 0410966 A		06-02-1991
EP 0469255	A	05-02-1992	AT 124181 T		15-07-1995
			CA 2048169 A		01-02-1992
			DE 69110568 D		27-07-1995
			DE 69110568 T		21-12-1995
			DK 469255 T		04-03-1996
			JP 2059857 C		10-06-1996
			JP 4233616 A		21-08-1992
			JP 7092718 B		09-10-1995
			KR 9513268 B		26-10-1995
			US 5287008 A		15-02-1994
DE 19639873	A	12-06-1997	FR 2741757 A		30-05-1997
			GB 2306062 A		23-04-1997
			IT MI961997 A		30-03-1998
			JP 9172786 A		30-06-1997
			SG 48474 A		17-04-1998
			US 6002213 A		14-12-1999
US 6002213	A	14-12-1999	DE 19639873 A		12-06-1997
			FR 2741757 A		30-05-1997
			GB 2306062 A		23-04-1997
			IT MI961997 A		30-03-1998
			JP 9172786 A		30-06-1997
			SG 48474 A		17-04-1998
GB 2298749	A	11-09-1996	US 5545955 A		13-08-1996
			CN 1113068 A,B		06-12-1995
			DE 19506977 A		07-09-1995
			FR 2717642 A		22-09-1995
			GB 2287143 A,B		06-09-1995
			IT M1950421 A		04-09-1995
			JP 8037092 A		06-02-1996
			SG 49699 A		15-06-1998
			US 5559394 A		24-09-1996
			US 5757141 A		26-05-1998
US 5500792	A	19-03-1996	KR 9603949 B		23-03-1996
			KR 9704129 B		25-03-1997
			KR 9607997 B		17-06-1996
			KR 9610711 B		07-08-1996
			JP 7073983 A		17-03-1995
			NL 9401035 A		16-01-1995



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 7 : H05B 41/00	A2	(11) International Publication Number: WO 00/35252 (43) International Publication Date: 15 June 2000 (15.06.00)															
<p>(21) International Application Number: PCT/IB99/02087</p> <p>(22) International Filing Date: 7 December 1999 (07.12.99)</p> <p>(30) Priority Data:</p> <table> <tr><td>60/111,296</td><td>7 December 1998 (07.12.98)</td><td>US</td></tr> <tr><td>60/111,235</td><td>7 December 1998 (07.12.98)</td><td>US</td></tr> <tr><td>60/111,302</td><td>7 December 1998 (07.12.98)</td><td>US</td></tr> <tr><td>60/111,322</td><td>7 December 1998 (07.12.98)</td><td>US</td></tr> <tr><td>60/111,216</td><td>7 December 1998 (07.12.98)</td><td>US</td></tr> </table>		60/111,296	7 December 1998 (07.12.98)	US	60/111,235	7 December 1998 (07.12.98)	US	60/111,302	7 December 1998 (07.12.98)	US	60/111,322	7 December 1998 (07.12.98)	US	60/111,216	7 December 1998 (07.12.98)	US	(81) Designated States: CN, IN, JP, US, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).
60/111,296	7 December 1998 (07.12.98)	US															
60/111,235	7 December 1998 (07.12.98)	US															
60/111,302	7 December 1998 (07.12.98)	US															
60/111,322	7 December 1998 (07.12.98)	US															
60/111,216	7 December 1998 (07.12.98)	US															
<p>Published <i>Without international search report and to be republished upon receipt of that report.</i></p> <p>(71) Applicant (for all designated States except US): SYSTEL DEVELOPMENT AND INDUSTRIES LTD. [IL/IL]; Kiriat Weizman Science Park, P.O. Box 626, 76100 Rehovot (IL).</p> <p>(72) Inventors; and</p> <p>(75) Inventors/Applicants (for US only): LEV, Arie [IL/IL]; Hahistadrut Street 2, 76584 Rehovot (IL). MOGILNER, Rafael [IL/IL]; Hakalanit Street 5, 76608 Rehovot (IL). RUBIN, Daniel [IL/IL]; Hatayasin Street 5, 74062 Nes Ziona (IL). SHARABY, Yoel [IL/IL]; Harel Boulevard 168, 90805 Mevasseret Zion (IL). KALICHSTEIN, Moshe [IL/IL]; Hameiri 9, 69413 Tel Aviv (IL).</p> <p>(74) Agent: FREIMANN, Daniel; P.O. Box 29814, 61297 Tel Aviv (IL).</p>																	

(54) Title: DIGITAL POWER CONTROLLER



(57) Abstract

A power controller for fluorescent lamp dimming is disclosed, using all digital internal and external programmable controls. A specific ASIC is described. A gate array and microcomputer share parallel functions with fast sub-functions carried out by the gate array and slower sub-functions carried out by a micro-processor. Circuits are provided for automatic shut down when a high frequency ground fault is detected; for connecting the filaments of gas discharge lamps in a series/parallel circuit; for driving the load as close to resonance as possible but in an inductive mode; and for developing a dead time between high side and low side switches which is related to transformer current, switch current, bridge voltage or bridge voltage dv/dt.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		

Title: DIGITAL POWER CONTROLLER

5 FIELD OF THE INVENTION

This invention relates to power controllers and more specifically relates to a power controller, using digital implementation with such stand-alone features as
10 automatic shut down; dead time control, close to inductive side driving; and filament connections.

BACKGROUND OF THE INVENTION

15 Power controllers are well known and normally employ analog techniques. Digital techniques are normally avoided where smooth control is desired, for example, in controlling the dimming gas discharge lamps such as fluorescent lamps in an electronic ballast.

20 The present invention provides a novel digital implementation for power control circuits, particularly for the control of fluorescent lamp dimming.

25 Some limitations on analog power control systems are:

I. Inflexible driving algorithm

Optimal driving of power switches (MOSFETs, bipolar, transistors, thyristers, IGBTs and the like) requires complex algorithms based on non-linear multiple stage and variable functions, with a variety of predetermined parameters being chosen as the circuitry's physical parameters change.

For example, in the case of a fluorescent ballast power controller, flexible algorithms are desired 10 to supply special loads when:

- a) a complex working regime for fluorescent lamps including the preheat startup operation is needed.
- b) Non-linear or special operation requirements for the fluorescent lamp complying to its V/I working curve, and as a function of the dimming decision 15 table to provide the best operation at all light levels.
- c) Flexibility to enable use of different lamp configurations (types and numbers of lamps) and different main voltages.

20 II. The number of electronic circuits increases as number of control function increases. If silicon implementation is feasible, it requires a large silicon overhead.

25 III. No decision tables
An analog solution does not provide "IF-THEN" decisions. It only provides "YES - NO" decisions using 30 analog comparators and only linear predetermined algorithms. For example: voltage controlled oscillator (VCO) for frequency modulation

(FM) or pulse width modulation (PWM) zero to max., pulse control, etc.

IV. No parameters set tables

5 This has to do with different lamp configurations, in the case of a fluorescent lamp ballast, but also with many other decisions made by the controller in every state of its operation. One specific example is the time response of the lamp current loop being different at high level or low level as well as during transient or 10 at steady state operation.

BRIEF DESCRIPTION OF THE PRESENT INVENTION

15 The present invention provides a number of novel improvements which can be integrated into a simple system, or, in some cases can be used singly in a stand-alone circuit. These improvements are:

20 I. Programmable predetermined fixed internal parameters can be programmed by the designer, by means of simple MMI, adapting control loops to the desired operation regimen and power circuit, while protecting the power circuit from damage if running it under "non-legal" 25 settings. This technique allows on-the-spot matching of control to power circuit, instead the tedious and costly procedure common in digital signal processing (DSP) devices that requires programming of dedicated software and back and forth adapting of control to power.

The predetermined fixed internal parameters above refer to a set of numbers and tables intended for:

- limits, constants, parameters and signed coefficients included in the control loop algorithm; and
- addressing/identification; etc.

5

Examples of the above are:

- 1. to normalize to "real" signals;
- 10 2. to create the limits for the "IF - THEN" algorithm.
- 3. to adapt to the designed configuration and the work regimen of the ballast.

15

II. Programmable predetermined parameter internal power configuration tables are provided.

20

III. An externally programmable new parameters table is provided that can be set for a specific application that cannot use the already existing tables (for example: an EEPROM function).

25

IV. Software substitutes may be used for analog circuits.

V. An application specific integrated circuit (ASIC) handles, in principle, an indefinite quantity of functions with an insignificant amount of silicon. Thus, all possible components/circuits/algorithms are integrated on the same silicon. This provides a simple low cost and enhanced solution with all the flexibility provided by

30

WO 00/35252

software. The integration provides high noise immunization, eliminates intercircuit interfacing components, shares circuitry elements and allows dramatic space reduction.

5

VI. A gate array is provided which includes the fast algorithms or the fast portion of them, like:

10

1. Center Tap;
2. Zero, minimum and maximum current of the power factor corrector (PFC);
3. Generation of driver pulses.

VII. A microcomputer and the gate array share functions that are being carried out in parallel.

15

VIII. A very low-end microprocessor processes all the jobs by time-sharing instead of using the super-scalar processor used in DSPs.

20

IX. A gate array carries out all of its assignments in parallel. Functionally, the assignments operate in parallel and require separate gate array sections or blocks for each one.

25

X. The microprocessor manages the gate array operation, among others.

30

XI. The gate array receives input from monitoring nets and operates the immediate algorithm protections. In the case of fluorescent lamp dimming, the job is done by using all the main ASIC elements A/D, microprocessor, and gate array. In the

WO 00/35252

embodiment described, the gate array also carries out watchdog functions.

XII. The microprocessor monitors protections being operated and takes care of long term actions.

XIII. In general, the functions constructed by fast and slow sub-functions are handled as follows:

The algorithm implemented in the gate array carries out the fast sub-functions which include fast pulses or actions. The sub-functions which require processing or actions that can be carried out during a slower mode, are carried out by the microprocessor. The novel structure and process of the invention provide a programmable integrated digital control module which can be used for a dimming fluorescent ballast. The control module features are:

a) Combines the Integrated Digital Control Dimmable Electronic Ballast (DEB) ASIC on a programmable printed circuit board product for new lighting ballast designs and evaluation suitable for low to medium volume production.

b) A large number of "on board" programmable, for example, 14, parameters define preheat, absolute light-level and dimming range.

c) An EEPROM enables the control parameters described above to use a single hardware platform for multiple lamps, diverse operation regimens and applications.

d) Integrated software defaults predefined parameters to a 2-lamp 32w/36w lamp drive for 120/230V a-c line/mains.

5 e) Incorporates all dimming ballast controls, including power conversion, into a single digital ASIC with multi-mode closed-loop control and pulse-by-pulse bridge protection.

10 f) A modified critical-mode boost PFC control achieves lowest total harmonic distortion (THD) at all light levels.

15 g) A series resonant lamp inverter control achieves less than 1% current-level control as required for architectural dimming fluorescent ballasts.

20 h) Module flexibility speeds product redesign and field testing in advance of custom ASIC software specification suitable for high-volume ballast products.

25 A large number of other features can be incorporated into the novel system of the invention, as integral parts of the system, or as stand alone features which could be incorporated into any ballast control circuit. These include:

30 1. A novel shut down circuit for turning off power to ballast in response to the sensing of a common mode high frequency current which exceeds a given value. In particular, an added winding is wound on the common mode choke to sense a high frequency

ground fault current and turn off power to the ballast in response thereto.

2. A novel circuit for connecting two or more filaments of two or more gas discharge lamps, particularly fluorescent lamps, in parallel so that removal of any lamp breaks that circuit while permitting the voltage applied to the lamp to be reduced for dimming. In particular, a series/parallel circuit is provided which enables energization of the lamp filaments with a half wave rectified DC.

3. A control arrangement for DC to AC inverters for driving non-linear loads such as electronic ballasts for high pressure and low pressure gas discharge lamps, resonant power supplies and laser power supplies and the like, wherein the control scheme employs both variable pulse width and frequency modulation, driving the load as close to resonance as possible but on the inductive side of resonance. Both the high side and low side switches of the bridge (half or full wave) are independently controlled in this arrangement.

4. A novel protection circuit for a bridge connected (half or full wave) inverter which supplies a resonant load such as a resonant electronic ballast for gas discharge lamps, which forces a dead-time during which no switch is driven in conduction without limiting the performance of the circuit. The point at which a dynamic dead-time begins is sensed by sensing the point where current collapses to zero in a capacitive timed circuit case. The sensing circuits may sense inductor current using a current transformer or shunt resistor, by sensing the current through

the switching devices, by sensing the bridge voltage or by sensing the bridge voltage dv/dt .

According to the present invention, an electronic ballast for a gas discharge lamp is provided in which the electronic ballast has an input a-c circuit, a common mode inductor for connecting said input a-c circuit to a bridge connected rectifier, an inverter circuit including a high side switch and a low side switch which is coupled to the bridge connected rectifier, and a resonant circuit coupling the inverter circuit to and driving the gas discharge lamp. A monitor circuit is coupled to the common mode inductor for sensing a high frequency fault ground current, which has a frequency greater than the frequency of the input a-c circuit, to a ground connection. A controller circuit is coupled to the monitor circuit for turning off the inverter circuit or the power to the inverter circuit when the high frequency ground current exceeds a given value.

As another aspect of the present invention, an electronic ballast for at least two parallel connected gas discharge lamps removably mounted in a fixture is provided in which there is an inverter circuit, a resonant coupling circuit and at least two gas discharge lamps. The gas discharge lamps have first and second filaments. The resonant coupling circuit includes an inductor and a capacitor connected in series with the first and second filaments. First and second windings are coupled to the inductor and first and second diodes are connected in series with the first and second windings respectively and the first and second diodes respectively, whereby the disconnection of the lamps and the filaments from

their fixtures opens the output circuit from the inverter circuit.

As another aspect of the present invention, an electronic ballast for a gas discharge lamp is provided in which there is an input a-c circuit. An a-c filter is connected to the input a-c circuit. A rectifier bridge is connected to the a-c circuit for producing an output d-c voltage from the a-c circuit input. An inverter circuit including a high side switch and a low side switch is connected in series at a node and connected across the output of the inverter circuit and a load circuit is connected to the node and includes the gas discharge lamp. The high side and low side switches each comprise MOSgated devices, and the like, having input control terminals energizable to turn them on and off and each has a parallel diode. A master control circuit applies suitably timed control signals for alternately turning the high side and low side switches on and off. A dynamic dead time control circuit is provided in the master control circuit for insuring only a short interval between the end of current conduction by either the high side and low side MOSgated devices, and the like, and the beginning of conduction by the other by the control of the application of controls signals to their control terminals. The dynamic dead time control circuit is coupled to and monitoring at least one of the current in the resonant load, the current in the first and second switches, the output voltage of the rectifier bridge or the rate of change dv/dt of the bridge voltages, and adjusts the application of turn on signals to the high side and

low side switches for both capacitive and inductive operations.

As still another aspect of the present invention, an electronic control module for controlling the operation of an electronic ballast for at least one lamp is provided in which the control module has an integrated circuit operable in accordance with control information to drive a first switch and a second switch to power the at least one lamp using a combination of pulse width modulation and frequency modulation. A first memory is coupled to the integrated circuit, the first memory storing a plurality of parameters tables, each parameters table having the control information for the integrated circuit.

As yet another aspect of the present invention, an integrated circuit for controlling the operation of an electronic lamp ballast is provided in which a central logic supervisor controls the overall operation of the electronic lamp ballast. A dc/ac generator module is coupled to the central logic supervisor and provides drive signals for an inverter circuit, the inverter circuit having a first switch and a second switch. A power line communication module is coupled to the central logic supervisor and receives dimming control data across a power line. A power factor correction module is coupled to the central logic supervisor and controls power factor detection and correction for the electronic lamp ballast.

As another aspect of the present invention, a method for controlling the dimming operation of an electronic ballast is provided in which a current

through a load coupled to the electronic ballast is monitored and the current to maintain a dimming level is controlled.

5 BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a prior art electronic ballast circuit which presents a hazard in the presence of a high frequency, high voltage ground fault.

10 Figure 2 shows a novel circuit to provide high frequency hazard protection and is an improvement of the circuit of Figure 1.

15 Figure 3 is a circuit diagram of a lamp ballast with a known serial connection of lamp filaments.

Figure 4 shows a circuit diagram of a lamp ballast with a known parallel connection of lamp filaments.

20 Figure 5 shows an improvement of the circuit of Figures 1 and 4 and is a novel circuit arrangement for a lamp ballast employing a novel series/parallel connection of filaments.

25 Figure 6 shows a known generic half-bridge ballast circuit operated in a near resonance operation.

30 Figure 7 shows the voltages and currents in the circuit of Figure 6 on a common time base for a reactive phase condition.

Figure 8 shows the voltages and currents in the circuit of Figure 6 for a capacitive phase condition.

5 Figure 9 shows the circuit of Figure 6 adapted with a novel current sense protection circuit.

Figure 10 shows the circuit of Figure 6 with a novel voltage sense protection circuit.

10 Figure 11 shows the circuit of Figure 6 with a novel dv/dt sense protection circuit.

Figure 12 shows the curves of Figure 8, using a novel continuous reactive load mode of operation.

15 Figure 13 shows the curves of Figure 12, modified by a novel use of predicted minimum dead time.

Figure 14 shows a novel voltage sense protection
20 circuit (Figure 10) for an electronic ballast.

Figure 15 is a block diagram of a preferred ASIC which can be used to control the circuit of Figure 14.

25 Figure 16 is a block diagram of a full control module using the circuits of Figures 14 and 15.

Figures 17 and 17A show the curves for the novel independent control of the high side and low side switches of a DC/AC bridge inverter.

Figure 18 is a block diagram of the silicon
5 topology of the ASIC of Figures 14 and 15.

Figure 19 shows relevant voltage and current curves produced by the ASIC of Figure 18.

Figure 20 is a diagram of light level versus current in which the curve is divided into matched
10 segments of the conventional non-linear curve.

Figure 21 is an interconnect diagram of a PLC Remote Controlled Dimmable Ballast.

Figure 21A is a schematic diagram of the ASIC used in Figure 20.

15 Figure 22 shows the ASIC pin assignment for Figures 20 and 21.

Figure 23 is a Wall Control Unit schematic diagram for the diagram of Figure 21.

20 Figure 24 is a further electrical diagram of the ballast control module of the invention.

Figure 25 is an electrical diagram of the ballast platform with control module.

DETAILED DESCRIPTION OF THE DRAWINGS

There is next described the various novel features which can be combined with one another and/or can stand alone. These are described in Sections I through V
5 hereinafter.

I. The High Frequency Hazard Protection
Circuit

10 Referring to the drawings in which like reference numerals refer to like elements, Figure 1 schematically shows a prior art electronic ballast circuit in which an AC input line is connected to a full wave bridge connected rectifier circuit 30 through a common mode choke 31. The windings of the common mode choke or
15 inductor 31 both have stray capacitances associated therewith as shown. The output of bridge 30 may be connected to a DC-to-DC power factor converter circuit 33 which has one output connected to the V_{ss} bus and another
20 output to the V_{cc} bus.

A high side switching MOSFET (or other MOS controlled device such as an IGBT) Q_1 is connected to the V_{cc} bus and a low side switching MOSFET Q_2 is connected to the V_{ss} bus. MOSFETs Q_1 and Q_2 are suitably controlled to alternately turn MOSFETs Q_1 and Q_2 on and off with
25 controlled frequency, duty cycle and/or phase delay.

Output node 35 is then connected to a resonant
30 load, which, in Figure 1, consists of

blocking capacitor 40, inductor 41, parallel capacitor 42 and fluorescent lamp 45 having filaments 43 and 44.

The line conductors in Figure 1 are connected to ground 46 through capacitors 47 and 48. A hazard exists if, because of a ground fault or the like an individual 50 is connected between the circuit and ground.

The hazard caused by the low frequency (50/60 Hz) is generally treated with a residual current sensor (not shown). However, the high frequency (20-100Khz) voltage used in electronic ballasts might be dangerous because the voltages are high (especially during the ignition period) and the gas in the tube behaves like a large capacitor.

Figure 2 shows the novel circuit for avoiding the above hazard problem. In Figure 2, those parts which are similar to those of Figure 1 have identical identifying numerals. A novel additional winding 60 is added to the common mode choke 31. Winding 60 is connected through diode 61 to a controller 62 which is adapted to sense a fault condition. If winding 60 senses a common mode high frequency current higher than a safe value, controller 62 applies a "shut-down" signal to converter 33, thereby shutting down the DC/AC power bridge. Details of a typical converter and DC/AC power bridge which could be used with this invention are later described herein.

II. DC Filament Supply Circuit for Safe
Parallel Lamp Operation.

A fluorescent lamp has two filaments at its two sides. Thus, in Figure 3, lamp 45 has filaments 43 and 44. These filaments must be heated before the lamp 45 can be ignited, and must remain heated if one wishes to operate lamp 45 at a "Low Light" or dimmed condition. There are two principal connections for lamp filaments used in electronic ballasts, a serial connection and a parallel connection. Figure 3 shows the serial connection.

In this configuration the heating current flows through the resonance circuit formed by inductor 41 and capacitor 42. Prior to ignition and during a phase the voltage on the lamp should be low (under the ignition voltage). Therefore the operating frequency should be significantly above resonance. At that frequency the current is determined by inductor 41 and might be too low to produce adequate filament heating. At and after ignition the current through the filament is adequate.

Figure 4 shows a prior art parallel connection of filaments 43 and 44. In this configuration the inductor 41 has additional windings 70 and 71 which are used to supply a heating voltage to filaments 43 and 44 (rather than a series) current. This circuit provides an adequate current through the full lamp operating mode, but it has a serious drawback. That is, when a lamp is taken out of its housing, current still flows through the resonance

circuit 41 and 42 and might damage the ballast especially when it is used to drive two parallel lamps.

In accordance with the invention, and as shown 5 in Figure 5, a novel series/parallel connection is provided. Thus, windings 70 and 71 of Figure 4 are reconnected as shown and are connected to filaments 44 and 43 respectively through diodes 75 and 76 respectively.

10 This approach applies parallel heating to the filaments and connects the lamp in such a manner that pulling it out of the housing will open the lamp circuit.

The result is a serial-parallel combination, the 15 parallel segment feeding the lamp 45 with a half wave rectified DC wave form. The diodes 75 and 76 are connected in such a manner that whenever the lamp 45 is pulled out, current flow is blocked.

20 The connection of a second lamp 45 is shown in phantom lines in Figure 5. Under this arrangement, the removal of one of the lamps still allows the remaining lamp (or lamps where more than two lamps are driven) to operate. The removal of all lamps blocks the current 25 flow.

III. Protective Circuits for the Bridge
Inverter.

Figure 6 shows a "generic" half-bridge circuit for driving any desired resonant load, such as an electronic ballast. The half-bridge consists of the high side and low side MOSgated devices, and the like, such as MOSFETs Q_1 and Q_2 , respectively. MOSFETs Q_1 and Q_2 are shown with conventional parallel body diodes 80 and 81 respectively and load 82 can be any desired resonant load such as gas discharge lamp. Basically, the circuit of Figure 6 is a resonant topology and the work regime is near resonance; that is, close to the resonant frequency of inductor 41 and capacitor 42. The invention to be described is suitable for any application in which a reactive current might flow through the bridge Q_1 , Q_2 . Note that everything described below applies to a full bridge topology as well as the half-bridge shown in Figure 6.

Figure 7 shows relevant voltages and currents in the circuit of Figure 6 on a common time axis when the excitation frequency of MOSFETs Q_1 and Q_2 is above the resonant frequency of inductor 41 capacitor 42 and load 82. In this condition the load is reactive. In Figure 7, line 100 is the HO signal to Q_1 and line 101 is the LO signal to Q_2 . The bridge voltage at node 35 is shown by line 102 and the bridge current is shown by line 103.

At the end of each excitation cycle in Figure 7, the current 103 through the inductor 41 lags

behind the excitation voltage 102. When the upper switch Q₁ is closed, a current flows into the inductor 41. When the upper switch Q₁ opens or turns off, the current must continue flowing through the inductor 41 and does so by 5 flowing through the lower switch integral diode 81 as shown by line 104 in Figure 7. When the lower switch Q₂ closes Q₁, the integral diode 81 recovers from conduction at a zero voltage by a recombination of carriers effect only.

10 The same behavior described above applies to the half cycle controlled by lower switch conduction line 105.

The following can be observed:

15 1. When upper switch Q₁ is turned off, the inductive current is steered to the lower switch integral diode 81 and the voltage 102 at the bridge swings immediately from Vdd to Vss.

20 2. The current steered into the lower switch integral diode 81 collapses to zero while the lower switch Q₂ is closed.

25 3. Simultaneous conduction of both upper and lower branches Q₁ and Q₂ and of the bridge is not possible.

30 The diagram of Figure 8 shows the behavior of the inverter bridge of Figure 6 when the excitation frequency is below resonance (and the load is

therefore called capacitive). The various traces of Figure 8 have the same numerals as those of Figure 7.

At each excitation cycle the current through the inductor 41 leads the excitation voltage and reverses its direction before the excitation cycle ends. Thus at the end of the excitation cycle the current flows through the integral diode of the power switch Q₁ or Q₂ which is turned on and which is about to close. When the upper switch Q₁ is closed, current still flows through its integral diode 80. When the lower switch Q₂ closes the current still flows through upper integral diode 80; therefore it recovers at a full DC bus voltage through a forced recovery process, which is harsh. This forced recovery process causes a momentary short circuit condition with a high current spike (labeled in line 105 of Figure 8) and may lead to a device failure.

The same behavior applies to the lower switch of Figure 6.

The following can be observed for a capacitance condition:

1. When upper switch Q₁ is driven "Off" the current through the inductor 41 flows into the upper switch integral diode 80 due to current direction reversal that occurs before the excitation ends.

2. The bridge will stay at Vdd level until the collapse of the current flowing from the inductor

41 to the integral diode 81 or until the lower switch Q₂ is
driven into conduction.

3. If the lower switch Q₂ is driven into
5 conduction while the upper switch internal diode 80 is
still carrying current, it will be driven into a harsh
recovery which may damage the device.

4. The same phenomenon can be observed at the
10 lower switch Q₂ conduction period.

The problem of simultaneous conduction caused by
a harsh recovery is commonly corrected by inserting an
intentional dead time which is a period in the cycle in
15 which none of the switches are driven into conduction.
The dead time should be long enough to provide protection
for the switching devices, but, on the other hand,
inserting a large dead time will deteriorate the
performance of the bridge by limiting the duty cycle. It
20 also limits the ability of the bridge to operate near
resonance. Thus, the common solution is a compromise
offering insufficient protection at the cost of limited
performance.

25 In accordance with the invention, a variable
dead time is provided that adapts itself to circuit needs.
This dead time is termed a "dynamic dead time." The
dynamic dead time is achieved by sensing the point where
the current collapses to zero in a capacitive case. There
30 are four variants:

1. Sensing the current through the inductor 41 by a current transformer or a shunt resistor in series therewith.

5 2. Sensing the current through the switching devices Q₁ and Q₂.

3. Sensing the bridge voltage.

10 4. Sensing the rate of rise (dv/dt) of the bridge voltage.

Figure 9 shows the use of a current sense protection circuit in which a current transformer 110 is provided to monitor the bridge current. Figure 9 also shows the control module 111 which provides the LO and HO outputs to MOSFETs Q₂ and Q₁ respectively. This current measuring function can also be carried out by current transformers (not shown) in series with Q₁ and Q₂ or by the shunt resistor 112 in the Vss Bus. These current measurement devices are then connected to comparator 113 in control module 111. Any "ringing" sensed by comparator 113 close to the end of the current conduction period can be controlled by a regenerative circuit such as a Schmidt trigger, a flip-flop or a bus-holder.

25 30 Figure 10 shows the circuits of Figures 6 and 9 modified for a voltage sense protection mode. Thus, in Figure 10, a connection is made from node 35, through resistor 115 to comparator 111.

The operation of the circuit of Figure 10 is described in the following:

1. An inversion of the bridge voltage at node
5 35 occurs at the point that the current collapses to zero
in a case of "capacitive" operation of the bridge (line
103 in Figure 8).

2. That inversion is sensed by means of a
10 voltage comparator (line 102, Figure 8). A dead time is
inserted from the period of the switch being closed till
the inversion of bridge voltage (line 102, Figure 8).

3. Any "ringing" sensed by the comparator 113
15 near the end of the current conduction period can be
controlled by a regenerative device such as a Schmidt
Trigger or flip-flop or a bus holder (not shown).

4. When the bridge operates in an inductive
20 zone (Figure 7) the inversion of the voltage occurs
immediately after closing a switch; and therefore a dead
time is not inserted.

Figure 11 shows a dv/dt sense protection scheme
25 which provides a capacitor 117 coupled from node 35 to a
logic gate 118 within control module 111. A control
module connection is provided from resistor 119 to a node
between diodes 120 and 121.

30 The circuit of Figure 11 is a modification of
the voltage sensing control of Figure 10 and is

suitable for digitally controlled DC/AC Bridges. This embodiment uses a logic gate 118 instead of the comparator 113, which is basically an analog device.

5 As long as the voltage is rising a current flows through the sensing capacitor 117 and is clamped to VCC. At a falling voltage capacitor 117 is clamped to the control circuit. When the voltage of the bridge does not rise or fall, the input of the logic gate 118 might float and, therefore, it is held to an appropriate value by the
10 control logic.

It is possible to use a continuous reactive load protection arrangement in which the DC/AC bridge of Figure 6 is operated in a continuous capacitive regime, rather
15 than providing protection only.

When the dead time is being determined automatically by the current or voltage commutation, the
20 operation of the bridge tends to be irregular, which means that the bridge might be driven into asymmetrical operation and the current waveform will be irregular.

A simple case of such an irregularity is shown
25 in the wave forms of Figure 12 which shows the curves of Figure 8 but containing the irregularity.

This irregular operation could be corrected by using the previous (measured) dead time to predict a
30 minimum dead time for the cycles to come, and sense the current or voltage afterwards, as shown in Figure 13.

Figure 14 shows a specific circuit diagram of a voltage sense protection system for a fluorescent lamp ballast (Figure 3 and 10) in conjunction with a specific ASIC 130 for providing all control signals.

5

In Figure 14, the inversion of the bridge voltage at node 35 is sensed by an internal voltage comparator (within ASIC 130) at Pin CT and is used by internal logic to expand the dead time.

10

Note that the voltage sensing method shown in Figure 14 overcomes delays caused by bus capacitance in the capacitive lead detection circuits.

15

Figure 15 is a block diagram of the ASIC 130, which will later be more specifically described. Figure 16 shows the full control module, including the circuits of Figures 14 and 15.

20

IV. The DC to AC Inverter Bridge for Non- Linear Loads.

25

The following describes a novel process for operating the DC to AC inverter bridge of Figure 6, which drives a non-linear, resonant, and time varying load, for example, electronic ballasts for low-pressure and high pressure lamps, resonant power supplies, laser power supplies, and the like.

30

There are two common control methods in use; pulse width modulation (PWM) and frequency modulation (FM) control. Both methods provide only partial solutions for the problem that those power supplies

present. The problem arises when the control circuit tries to achieve a goal of low light level (for example, very low dimming), at a small current. Trying to reach a low current using a PWM circuit could drive the DC/AC bridge into the capacitive area and can lead to the destruction of the power switches Q_1 and Q_2 . On the other hand trying to do so by varying the frequency usually leads to an irregular light output (rings or snakes in fluorescent lamps) and instability.

10 Although not shown in Figure 16, the various modules in ASIC 130 are interconnected within the ASIC (see Figure 15) to a central logic supervisor. The central logic supervisor controls the overall operation of ASIC 130 by facilitating communications and passing data between modules.

20 According to the control method of the invention, both pulse width and frequency modulation are employed and are constantly varied in order to dim the lamp and/or to maintain a high quality control regime. The goal is to work as close as possible to resonance but to be at the inductive behavior shown in Figure 7, under transients, lamp aging, malfunctions, use of a non-compatible lamps, etc. The novel method is combined with a center tap protection solution that prevents, "pulse by pulse", being accidentally reflected into the inverter's bridge as the capacitive load, shown in Figures 12 and 13.

25 30 The novel algorithm for controlling the bridge when used for dimmable electronic ballasts,

controls the preheat, ignition and dimming control functions. In a particular case, at high light levels a constant width pulse is used for the lower switch Q_2 of the bridge, and a pulse of variable width is used for the upper switch Q_1 . This control scheme is shown in Figure 17 which shows light level as a function of pulse width T_{on} for the high side and low side switches Q_1 and Q_2 in figures 6 and 14 to 16. At the present time, low side curve 141 is employed for constant pulse width, but any of the alternates curves 142 can be used. Figure 17a further explains the high side switch behavior shown in Figure 17. In Figure 17a, the terms shown are defined as follows:

	T	-	Full period of the half bridge
15	T_1	-	High side switch reverse current time
	T_2	-	High side switch "legal direction" conduction time
	T_3	-	Low side switch conduction time

20 As explained above, the aim of the half-bridge drive algorithm is to keep the half-bridge load inductive but close to resonance at all operation regimes.

25 The novel method is to drive the switches under reverse (parallel diode) conduction, when switch voltage is close to zero. For example, the high side drive rising edge must come during the T_1 time frame.

30 The algorithm must keep time T_1 short in order to be close to resonance but never zero or

negative which is the expression of capacitive load to the half bridge.

Through all operation regimes, the algorithm 5 provides high and low side drives that preserves a short fixed T₁. during steady state conditions. If however, during transients the T₁ shortens and gets close to zero, then, the center tap mechanism will bring it back to a safe length or duration.

10 In addition, the dead time between upper and lower switch operation is controlled simultaneously. For 15 low light levels, this method is too coarse and a method of variable width is simultaneously applied also to the lower switch Q₂ operation.

As a general rule, the novel method allows 20 independent control of each one of the bridge switches Q₁ and Q₂ (or pairs of switches in case of full bridge) in a zero voltage switching full protected mode.

The stability of the control is achieved by changing the time constant of the DC/AC bridge control through the different operation regimens. A small time 25 constant is used (fast control) when the light level is changed on request and a larger time constant (slow control) is used at steady state (fixed) light control. This method avoids overshoots or undershoots and light fluctuations respectively.

30 The ASIC 130 of Figures 14, 15 and 16 carries out the control scheme described above. A further block diagram of the silicon topology that

controls switches Q_1 and Q_2 of the bridge, including center tap protection is shown in Figure 18. Figure 19 shows the control pulses produced by the circuit of Figure 18 on a common time base.

5

The following is a description of the operation of the block diagram of Figure 18 and the curves of Figure 19.

10

1. A lamp current sample is provided to microprocessor 160 through A/D converter 161 (also included in ASIC 130).

15

2. Microprocessor 160 processes all information and provides one DATA BUS 162 that includes all processed information (PLC, PFC, DC/AC).

20

3. Selector 163 latches appropriate data into the appropriate LATCH 164 and 165. The rate of re-latching is a decision or default of the software.

25

4. Counters "High Side PWM LOGIC" and "Low Side PWM LOGIC" together create the HIGH SIDE waveform (Figure 19) that can be described as a pulse train. The pulse width is determined by "HS DATA" and "LS DATA" which determine the time between pulses.

30

5. The HS waveform is fed into AND1 gate 168. Fixed dead time and also variable dead time (determined by the center tap input) is added to the waveform which then exits through the HSDV (High Side Driver) output 169.

6. The waveform is also inverted by NOT3 gate 170 and fed to AND2 gate 171. Fixed and variable dead time is added to the waveform which then exits through the LSD (Low Side driver) output.

5

7. NOT1 and NOT2 gates 173 and 174 respectively avoid the possibility of the 2 outputs HSD and LSD respectively being both "High" at the same time.

10

8. Description of center tap protection circuit:

The outputs of AND1 and AND2 168 and 171 respectively, are monitored. If there is no overlapping with the original waveform (as getting out from HS PWM logic) for 16 consecutive pulses, then the 16 tries counter 176 increases by 1, enabling 4 consecutive cycles with no interrupting. If the same phenomenon repeats itself the 16 tries counter 176 continues to increase. If the phenomenon disappears the 16 tries counter 176 is reset.

25

If the 16 tries counter 176 reaches 16 it sends an "Abnormal" message to the microprocessor 160 and enters an abnormal protection regime.

It should be noted that the above technique is applicable to a full-bridge as well as a half bridge.

In order to achieve a smooth change of light output, a variable depth "dithering" technique is

applied in the variable width pulse mechanism through the entire lamp dimming work line.

Thus, using a digital control for the upper or 5 the lower switch pulse width by a simple PWM procedure will cause the light to flicker. To smooth the steps of the light control, a dithering method can be used. Thus, a PWM of an average level which lies between PWM steps (defined by an integer number) is composed of a mixed sequence of pulses made from these two time steps. 10

Precise light level control is achieved by measuring the lamp current only. This method is implemented by matching the current versus light-level 15 non-linear curve into linear segments. Each segment enables a ratio between percentage of light-level and the lamp current, allowing a very precise light level control as shown in Figure 20. This technique avoids the need for a complex lamp power or current measurement algorithm for 20 each type of lamp to characterize the above non-linear behavior. Light control accuracy can be further increased by adding additional linear segments to the matched current versus light-level non-linear curve.

This method is implemented by using a dedicated 25 parameter table that can be set or defined by the user. The above ratio is between the light level and the current at certain points (the extremes of each segment).

It is instructive to now summarize the principles adopted in algorithms used in the control method of the DC/AC inverter bridge for extreme non-linear AC load. Consider an extreme non-linear load, particularly for a gas discharge lamp that behaves like a negative impedance throughout most of its dimming range. These lamps have a transfer function whose gain varies between wide limits and it is therefore difficult to attain fast and smooth control. There are two common methods for controlling such a load through an AC bridge: pulse width modulation (PWM) and frequency (FM). Both are effective only within some sub-range of the load being controlled.

The control method described uses a PWM whose frequency and dead times are variable. It is applied in a half/full bridge topology: high side pulse width, low side pulse width with dead times between them are programmed and applied in a manner designed to achieve stable, smooth control loop throughout the whole range of no load to full load.

The method used suggests working near resonance at all loads but always keeping the load just a little above resonance. This is done first by providing best open loop control behavior (minimum gain variation) at every point of the load regime. Pulse width and frequency are manipulated in a manner that achieves a constant open loop gain (sometimes the PWM is used to increase load current and the frequency used to decrease it and vice versa). These manipulations are performed according to the load V/I characteristics.

The following is an example of an embodiment in a ballast application. The control of dimmable discharge lamps over the full dimming range is based on a control range that is divided into three portions by two breaking points:

5 1. PWM control is used from minimum load to the first breaking point: the high side pulse increases and the low side pulse decreases. The total periodic time is kept at a fixed number.

10 2. Fix the low side and PWM the high side pulse from the first breaking point to second breaking point. The duty cycle is increased and at the same time frequency is decreased.

15 3. Frequency control is used from the second breaking point to maximum load both high side and low side pulses increase.

This method creates an open loop work-line with minimum gain variation and minimum predetermined dead time between pulses. This will best control a predictable load (e.g., a lamp with normal operating behavior). In order 20 to prevent failures caused by unpredictable behavior of the load, the center-tap voltage of the bridge is sampled to ensure that switching is at zero voltage. Pulses are dynamically changed to protect against destructive currents. Dead time is increased dynamically to the zero 25 voltage point. This feature of the method enables working at high frequencies with very short predetermined dead time for a lamp with normal operating behavior. In addition, it permits increasing the dead time in the 30 event of transients and changes in load behavior, for example, as the discharge lamps age.

V. A Digital Implementation of a Power
control Circuit.

The following describes various techniques employed in the novel digital approach to power management controllers, in particular to a dimmable electronic ballast. Figure 21 shows the power line carrier (PLC) controlled dimmable ballast of layout similar to that shown in Figure 16. The ballast control ASIC 200 is shown within the solid line block 5 in Figure 20. PLC operation allows the ballast to receive dimming control information across the same power line being used to power the ballast. ASIC 200 is in turn schematically shown in Figure 21A. The 10 ASIC Pin assignments are shown in Figure 22. The wall control unit (W.C.U.) schematics are also shown in 15 Figure 23. The techniques used in Figures 20, 21 and 22 are generally described as follows:

20

I. Feed Forward Dynamic Response
Adaptation Based on Energy Consumption
Prediction

25

The dynamic response of the control loop is "flexible". It will use a different "dumping factor" & loop response time for a number of pre-decided conditions. For example the following decisions table is applied in the case of the electronic ballast:

If DC bus voltage is within the limits of $V_{ref} \pm 1\%$ then "no response";
If DC bus is within the limits of $\pm 3\% > V_{ref} > \pm 1\%$ then "slow" response;

If DC bus is within the limits of $\pm 10\% > V_{ref} > \pm 3\%$ then "fast" response;
If step light level + if under 90% of desired
then fast response;
If input voltage step changed more than $\pm 2\%$
then fast response, etc.

5

If a large change of the light is desired, the
desired light level is first given to the controller, as
for example, going from full light to light off (transient
mode), then the PFC operation mode will be switched to
fast response in order to avoid DC bus dips. At constant
light (steady state) the PFC control switches to slow
response mode preventing light flickering/glimmering.

10

Limits, dumping factors and response times are
parameters listed in predefined designer programmable
tables.

15

The control can be adjusted to handle all kinds
of applications, including motor control, temperature
control and many others.

20

II. Programmable Parameter Tables

25

Tables of parameters are programmed for all
possible regimes of the needed application. For example,
in the electronic ballast case there are about 12
different regimes for the Dimmable Electronic Ballast,
including:

30

DC bus soft start;

Auxiliary build up;
Lamp preheat;
Lamp ignition;
Up going light level;
5 Down going light level;
Step up light level;
Step down light level;
Steady state "high" load;
Steady state "low" load;
10 Abnormals - output power shut-down; and
Input voltage switched off - or "black
outs."

Every single regime has its own specific
15 parameters table that is chosen when entering a new
regime.

Each parameter table contains all the special
parameters for PFC control and DC/AC bridge control for
20 each specific regime. The designer can program these
parameters.

In order to maintain a stable DC bus and the
best PFC at all regimes, a digital control using
25 programmable look-up tables gives the best "treatment" to
each different regime (i.e. in the DC/AC bridge inverter
control case the response time changes according to the
lamp regimen operation).

With this approach, the more complicated the
30 application, the more efficient the digital solution.

III. Adaptive Loop Parameters

Static and dynamic loop response adapt themselves to the inputs by getting feedback information from a number of digital and/or analog inputs chosen according to the right parameter tables, decision tables and addressed equations.

IV. Idle Periods Insertion to Change to
10 Discontinuous Mode for Low Power Loads,
Keeping Frequency Within Desired Limits

As loads get smaller, frequency gets very high and "ON" pulses have to be very short in order to preserve critical mode conduction. Under a certain load, critical mode becomes impractical. At this point the control 15 changes to "Discontinuous" mode and it stops controlling the "ON" time and begins controlling the "OFF" time of the pulse. The "ON time" is fixed to a desired "minimum usable pulse" (programmable parameter). "Off time" can change between none and "Discontinuous mode maximum dead 20 time" (programmable parameter).

V. A Method for Controlling the Converter at
25 No Load Conditions by Means of Implementing
a Special "Stand By" PWM Regimen Mode Using
Dedicated Programmable Parameters Table

Special modes of operation can be "tailored" by using digital programmed control. All parameters, 30 including: "pulse width", time between pulses, burst parameters and other parameters can be assigned for a specific task.

One example of this ability is the "stand by" mode which we use for the electronic ballast.

This mode is operational any time the ballast 5 output stage is inhibited and the PFC stage must carry on its operation in standby mode. At this mode the PFC stage has two tasks: first - to provide the auxiliary voltages 5V and 12V to the control and second - to keep the DC bus voltage within limits.

When the PFC stage has very small load, the DC bus capacitor will charge rapidly to a nominal limit and will inhibit PFC control pulses. Special parameters are used in order to allow the PFC stage to provide auxiliary 15 voltages: minimum pulse width and fixed dead time between pulses. Another mode of operation is to change from controlling the DC bus (except for maximum) to controlling the auxiliary voltage to 12V.

20 VI. Protection Method by Combining Multiple Parameter Levels Using Programmable Tables.

The parameter tables also contain some limits to 25 provide part of the protections. For example: control pulses will be inhibited (pulse-by-pulse) in case of DC bus over-voltage (the pulses are inhibited if the DC bus is higher than 110%). Also, if input voltage is above a certain predetermined limit, pulses will be inhibited. 30 Input under-voltage is also monitored; the PFC control will go to power

shutdown mode under a predetermined limit (over-voltage protection (OVP) in the present ASIC implementation).

The PFC theory and parameters, are described as
5 follows:

MinPFCParam

Max. PFC Ton pulse for Max load at Min Input RMS voltage
 $Ton = (255-n)/12MHz$

10 100 1.29E-05 Sec

MaxPFCParam

Minimum usable Pulse for PFC control

125 4.17E-07 Sec

LowDelPrs

15 Discontinuous mode Maximum Dead time.

0 2.13E-05 Sec

HighDelPrs

At Critical mode only.

When getting ZC signal, waits 83 more nsec to activate PFC
20 switch.

254 8.33E-08 Sec

ShutHighDelPrs

Fixed Dead time in Shut Down mode.

150 8.75E-06 Sec

25 DampingFactor

1 / Control Speed. control step={[(Vref-VDC)/n]+1}*83nsec

14

MaxVDC

Software ShutDown PFC Ton pulse will go off when VDC
30 crosses this reference.

245 439.5 Volt

VDCRef

2.19 Volt (A/D level) This is the normal VDC reference.

223 400 Volt

VdcHys1

Range of steady state. At VDCRef+/-n PFC Ton pulse will not change.

2 3.6 Volt

VdcHys1

10 Demand for fast response, fast PWM at VDC+-VdcHys1 or higher. When error is between VdcHys and VdcHys1, there will be a slow response. PWM=Fast

14 25.1 Volt

PfcPWMPrs

15 Slow PWM response factor.

20

PfcPWM1Prs

Fast PWM response factor (0 when no PWM).

0

MinPFCStartUp

20 Soft Start. Width of PFC Ton pulse when dc bus voltage climbs from zero to VDC.

253 1.67E-07 Sec

PFCTimerPRs

25 "Slow" Loop response = 100mSec. Every 10msec, counter increased by 1.

10

PFCLoopCounterPRs

"Fast" Loop response = 1mSec. Every 250usec, counter

30 increased by 1.

4

Sampling rate of VDC

Fixed at 500usec.

Linkage between PFC and DC/AC: for step new light, PFC is "FAST" up to 90% of new light, and then becomes "SLOW" between 90% and 100% of new light. "90%" is not included as a parameter.

When changing the light by "UP" or "DOWN" PFC control is always "SLOW".

DcAc Paramaters:

10

DcAcHys

Range for Fast/Slow response when Curr. Ref. is higher than 75. When Curr. Ref. is lower then 75, there is only slow response. Under 2 there is no change in Ton pulse. 2 is not included as a parameter.

5 1.96%

SlowDcAcPrs

Slow response PWM of 20 possible combinations of last and next Ton (HSD). Pulse may change every 250usec.

20 20

FastDcAcPrs

Fast response PWM of 5 combinations. Pulse may change every 250usec.

5

25

StartDcAcPrs

Response for DcAc StartUp (PWM) climbing to start up light after ignition.

15

HSD

30 Ton pulse changes always through all workline points.

StartTon

HSD Ton Pulse for lamp ignition.

175 6.67E-06 Sec

StartTonTime

Duration of HSD Ton Pulses for lamp.

$$\text{ignition} = 2 * 250 \mu\text{sec} = 500 \mu\text{sec}$$

$$2 \quad 500 \quad \mu\text{sec}$$

- 5 Very fast Climbing to StartTon with NOPWM.

AbDelayPrs

Wait after shut down Shut Down period.

$$200 \quad 2 \quad \text{Sec}$$

ShutTimerPrs

- 10 Wait after shut down Shut Down period.

$$200 \quad 2 \quad \text{Sec}$$

EBCurrentRef

Lower Current reference for lower power dissipation on shunt resistor (EB).

15 51 1 Volt

LightLevel(6)

Table for IR Light decoding =n/2

$$\begin{array}{ll} "0, 2, 30, 80, 150, 200" & "0, 1, 15, 40, 75, 100" \% \end{array}$$

LightBasePrs(4)

- 20 Fix points on lamp curve - 15, 40, 65, 100% Lamp current must be provided for each percentage point."

$$\begin{array}{ll} "30, 80, 130, 200" & "15, 40, 75, 100" \% \end{array}$$

CurrentBase4

Volt 100% Light REFERENCE for ALL LIGHT LEVELS

25 227 2.23

MaximumLightLevel

Ballast Factor.

200 100 %

Accessories Parameters:

30

MaxLightSensor

If n=251 to 255 then occupancy switch closed.

250 2.45 Volt

MinStartDC

For DC control. If value is under 10(5%) then power shutdown

10 5 %

5 PLC Parameters:

NoiseHys1

Digital filter for PLC after summation stage.

10

10 GlobalZone

0

TrxFreq(4)

PLC frequencies. F=3ee06/(64-n)

"33,34,35,36" "96.77,100,103.44, 107.13" kHz

15

The following is a lead assignment and function description for the ASICs of Figures 15 and 21 and the control module of Figure 16:

No	Pin	Name	Function	Electrical Data (VCC=5V)		
				Parameter	Value	Units
RESET, LINE SYNC, PROTECTION & P.L.C. PINS						
1	RST	Reset Schmidt Trigger Input	Reset Input of the Control Module, Control Module is in Reset state until Input reaches VIH level (2.2X-3.5V). Reset action is automatic. Reset Initialization Process is completed about 200 msec after Power on.	pull-up	200	KOhm
				Capacitance	0.47	uF
				Threshold	2.2-3.5	Volt
2	LINE	Line Phase Schmidt Trigger Input	Line Phase Input (see Ballast Platform Diagram for connection manner of LINE pin).	Positive Threshold	2.2-3.5	Volt
				Negative Threshold	1-2.2	Volt
				Frequency	47-63	Hz
3	SD	Shut-down Schmidt Trigger Input				

Pin			Electrical Data (VCC=5V)		
No	Name	Function	Parameter	Value	Units
		Shut-down (Protection) Input for Abnormal Operation Protection. When voltage goes high, LSD&HSD immediately disables for 2 seconds. The controller tries to start the operation again at normal start-up routine. If Abnormal situation still exists it will shutdown again. After 10 attempts with 2 sec. intervals between attempts, Half Bridge Drive signals (HSD & LSD Outputs) are permanently inhibited (low level). If No Failure Operation lasts above 2 seconds, the Counter of 10 attempts resets (zero value).	Positive Threshold	2.2-3.5	Volt
			Negative Threshold		Volt
			Min Pulse Width		uSec
			Max Delay Time		uSec
4	PLC	Power Line Carrier Comparator Input			
		Power Line Carrier (PLC) Remote Control data input. The following operations can be done via PLC Communication: Dimming, Ballast Turn on, Ballast Turn off & Zone Select.	Frequency Range	95-105	KHz
			Threshold	1.67	Volt
			pull-up	100	KOhm
PFC SECTION					
5	ZC	Zero Current Schmidt Trigger Input			

Pin		Electrical Data (VCC=5V)			
No	Name	Function	Parameter	Value	Units
5		Zero Current (ZC) pulse (High to low edge) Switch-On Time period.	Positive Threshold	2.2-3.5	Volt
			Negative Threshold	1.2-2	Volt
6	PFCD	PFC Drive Digital Output	Min High	4.5	Volt
		PFC Drive signal Drives the PFC switch driver.	Max Low	0.3	Volt
			Max Sink	5	mAmp
			Max Source	5	mAmp
7	CL	Current Limiter Comparator Input	Threshold	2.5	Volt
		Current Limiter Comparator limits (pulse-by-pulse) PFC Switch current by comparing PFC Switch Current Sample to 2.5V. When pin voltage exceeds 2.5V PFCD turns to low until the next PFC Cycle.			
8	REF	Current Reference Comparator Input	Pull-up	100	KOhm
		User Adjustable Current Reference Voltage compared to CL pin Voltage. Used to calibrate the PFC to minimum Input Line Current THD.	Max Ref.	0.4	Volt
			Min Ref.	0.2	Volt
			Pull-up	100	KOhm

			Electrical Data (VCC=5V)		
Pin	Name	Function	Parameter	Value	Units
POWER SUPPLY & REFERENCE SECTION					
9	GND	GND Power Supply Input	Max Current	5.0	mAmp
		The GND of the 5VDC supply is also reference for all Control Module signals	VCCmax	5.1	Volt
10	VCC	VCC Power Supply Input 5VDC supply to the control module	VCCmin	4.9	Volt
			Ivcc max	44	mAmp
A/D ANALOG INPUT SECTION					
General	All Analog Inputs are connected to 8 bit A/D Converter via 4 inputs Analog Selector. The A/D Reference Voltage is 2.5V. Input Voltage between 2.5V to VCC converts to 255 Digital Value. The Digital Converted Value is: #D=255*V _{ANALOG} /2.5 (Integer 8 bits)	DC Range	0-0.24	Volt	
11	CNFG	Ballast Configuration Analog Input			
		Analog input is used to define 5 Ballast Configurations by different Voltage Level Limits. See Configuration Table 1 for details. CNFG Voltage is sampled during Reset Initialization Process to determine Ballast Configuration. CNFG Pin is ignored during Ballast operation after the initialization.			
			Occupancy	0.25-0.73	Volt
			PLC Range	0.74-1.22	Volt

			Electrical Data (VCC=5V)		
Pin No	Name	Function	Parameter	Value	Units
		Local Range	Local Range	1.23-1.71	Volt
		E.B. Range	E.B. Range	1.72-2.5-1.71	Volt
		Pull-up	Pull-up	100	KOhm
12	ZONE	Zone Select/Analog Input			
		Analog input used:			
		1) to define 8 Ballast Zone at PLC Configuration, by different voltage Level Limits. See Zone identification Table 2 and PLC D.E.B section for detail	Zone Range Width	0.25	Volt
			All Zone	0-0.25	Volt
			Zone 1 Range	0.25-0.5	Volt
			Zone 7 Range	1.75-5	Volt
		2) to determine Light Level at DC configuration, by voltage Level Sec DC D.E.B. section for details	Max Light	2.22 -	Volt
			Zero Light	Parameter	digital
		3) as Light Sensor Analog Feedback Input at Local Configuration. See LOCAL D>E>B> section for details	Max Level	2.2	Volt
			Min Level	0.2	Volt

Pin No	Name	Function	Electrical Data (VCC=5V)		
			Parameter	Value	Units
		4) to determine Low Light Level at Occupancy Configuration, by voltage level. The % Light level is determined according to formula: %Light=(V _{zone} 2.23)x100 At Occupancy, ZONE pin is sampled at transit from normal light to (non) occupancy. See Occupancy D.E.B. section for details			
13	VDC	PFC stage, output DC bus voltage Analog Feedback Input	0% Light	Customer determines the expected ILAMP Voltage for each of these 4 fixed points (By PDK Software)	
		Analog Feedback input for PFC output DC bus voltage. This voltage is Software Compared to 2.23VDC (the Converted Value Compared to #227) predefined reference, to provide the DC/AC stage with the required DC voltage. (The Feedback Loop stabilizes the VDC Pin to 2.23VDC.)	15% Light		
			40% Light		
			65% Light		
			100% Light	2.23	Volt
DC/AC SECTION					
15	HSD	High Side Switch Driver Signal Digital Output			

			Electrical Data (VCC=5V)			
Pin No	Name	Function	Parameter	Value	Units	
		5V Pulse Modulated Drive Signal to High Side switch of the DC/AC Driver	Max Current	5	mAmp	
			Min High	4.5	Volt	
			Max Low	0.3	Volt	
16	LSD	Low Side Switch Driver signal Digital Output	Max Current	5	mAmp	
		5V Pulse Modulated Drive Signal to Low Side switch of the DC/AC Driver	Min High	4.5	Volt	
			Max Low	0.3	Volt	
17	CT	Center Tap Voltage sample Schmidt Trigger Input	Positive Threshold	2.2-3.5	Volt	
		The Center Tap voltage sample from Half Bridge center tap is used to keep Half Bridge at Zero Voltage Switching mode and to match the HSD & LSD timing to keep the Half Bridge Load's inductive character.	Negative Threshold	1-2.2	Volt	
DIGITAL INPUTS			All Digital Inputs, except IR, are sampled during Reset Initialization Process and ignored during Ballast operation after the Initialization			
		The following data is related to all Digital Inputs. Pull-up is semiconductor type	Min High	2.4	Volt	
			Max Low	0.8	Volt	

Electrical Data (VCC=5V)			
Pin No	Name	Function	Parameter Value
18	IR	Infrared Control Digital Input	
		Infrared Control Digital input signal used to control Light Level y Digital Code in LOCAL configuration only.	Pull-up 7.5 to 8 KOhm
SO-S3: Parameters Tables Select Digital Inputs			
19	SO	Desired Parameters Table is selected by 4 bit hexadecinal. Code 0-12 selects one of 13 Internal Predefined Parameter Tables. Code 13 selects EEPROM Parameter Table. Code 15 selects Programming Mode of EEPROM Parameter's Table. Code 14 is not applicable.	Pull-up 30 to 40 KOhm
20	S1		
21	S2		
22	S3		
23	STP	Step-by-Step operation Digital Input. Input enables Step by Step operation of the Ballast. Digital "low" activates Step by Step operation mode. Momentary Digital "high" forwards to the next step.	Pull-up 30 to 40 KOhm
		Step 0 (Reset): Before any Digital "high" pulse to STP Pin. No Drive pulses from PFCD, HSD & LSD pins.	

Pin No	Name	Function	Electrical Data (VCC=5V)		
			Parameter	Value	Units
		Step 1: Operates PFC stage operation only			
		Step 2: Operates Lamp Preheat			
		Step 3: Lamp Ignition & Steady State Operation			
24	DLCTR	Inhibits Center Tap Protection. Digital Active Low Input	Pull-up	30 to 40	KOhm
		Digital "Low" to DLCTR Pin Inhibits Center Tap Protection Facility for Ballast development only. (Refer to PDK Manual)			
25	NOT APPLICABLE				
26	LOD	Local Oscillator Driver Digital Output	Max Current	5	mAmp
		Local Oscillator Driver 46.9KHz fixed frequency digital square wave is available immediately after Reset.	Min High	4.5	Volt
			Max Low	0.3	Volt
			Duty Cycle	0.5	
			Frequency	46.9	KHz
27	TX	Parameters Programming Transmitter Digital Output			

			Electrical Data (VCC=5V)		
Pin No	Name	Function	Parameter	Value	Units
		TX Pin is used as a transmitting output for RS232 Communication using Parameters Development Kit (PDK, SI/PDK-02) during Programming Mode.	Min High	4.5	Volt
			Max Low	0.3	Volt
			Max Sink	1	mAmp
			Max Source	1	mAmp
28	RCV	Parameters Programming Receiver Digital Input	Min High	2.4	Volt
		RCV Pin is used as Receiving input for RS232 Communication using Parameters Development Kit (PDK, SI/PDK-02) during Programming Mode.			
		RCV Pin is also used as Occupancy signal input at Occupancy and Local configurations. (see Local D.E.B. and Occupancy D.E.B. sections for details)	Max Low	0.8	Volt
			Pull-up	30 to 40	KOhm

The following is a description of operating voltages and the like for the ASIC 200 and

Control Module:

MAXIMUM RATINGS

Units	Max	Min	Parameter Definition	Symbol
V	5.5	-0.5	DC Supply Voltage (Referenced to GND)	VCC
mAmp	50		DC Supply Current, VCC & GND pins	ICC
V	vCC+0.5	-0.5	Pick Inputs Voltage, Referenced to GND (RST, LINE, SD, PLC, ZC, CL, CREF, CNFG, ZONE, VDC ILAMP, CT, IR, S0, S1, S2, S3, STP, DLCTR, RCV.)	Vout
V	VCC+1	-1	Pick outputs Voltage Referenced to GND (PFCD, HSD, LSD, DCLK, PLCD, XMT.)	Iout
mAmp	+5	-5	Pick outputs Current (PFCD, HSD, LSD, PLCD)	Iout1
mAmp	+1	-1	Pick outputs Current (DCLK, XMT)	Iout2
mW	275		Power Dissipation	PD
°C	+150	-55	Storage Temperature	Tstg
°C	260		Lead Temperature	TL

RECOMMENDED OPERATION CONDITIONS

Symbol	Parameter	Min	Max	Unit
VCC	DC Supply Voltage (Referenced to GND)	4.9	5.1	V
ICC	DC Supply current, VCC & GND pins	36	44	mAmp
Vin (A)	Analog Inputs Voltage (CNFG, ZONE, VDC, VLAMP)	0	2.5	V
Vin (D)	Digital Inputs Voltage (All other inputs)	0	VCC	V
Vout	Output Voltages (PFCD, HSD, LSD, DCLK, PLCD, XMT.)	0	VCC	V
TAMB	Ambient Temperature	0	70	°C

ELECTRICAL CHARACTERISTICS						
					VCC=5V unless Test Conditions are different	
Sec.	Type	Name	No.	Symbol	Parameter	Definition
					Min	Typ
					Max	Units
					Test	Conditions
Power Supply						
	Power Supply	VCC	10	UVLO	Under-voltage Lock Out voltage	4.3
				ICC	Supply current	4.5
					4.7	V
					47	mA
Reset						
	Digital Input	RST	1	VRST	Pin voltage at steady state	4.5
				TRST1	Hard Reset Time (4)	4.9
				TRST2	Total Reset Time (5)	5
					200	mSec
					250	mSec
Interrupt						
	Schmidt Trigger Input	LINE	2	VIH	Positive going Input Threshold	2.5
				VIL	Negative going Input Threshold	3.5
				FLINE	Operational Frequency	V
					47	Hz
					50/60	63
Protection						

WO 00/35252

	Schmidt Trigger Input	SD	3	VIH	Positive going Input Threshold	2.5	2.7	3.5	V	
				VIL	Negative going Input Threshold	1		2.2	V	
				SDPW	Minimum Pulse Width to activate SD protection			uSec		
PLC Communication		PLC	4	VPLC	Voltage at PLC input	4		5	V	Open input
Comparator Input with 100k Pull-Up				PLC REF	Comparator Internal Reference Voltage		1.67		V	Vcc=5.0V
PFC	Schmidt Trigger Input	ZC	5	VIH	Positive going Input Threshold	2.5		3.5	V	
				VIL	Negative going Input Threshold	1		2.2	V	
					High level voltage of PFC pulse	4.5	4.9	5	V	10pF load
	Digital Output	PFCD	6	VOH	Low level voltage of PFC pulse	-0.3	0	0.3	V	10pF load
				VOL	Output Current Sink & Source		5		mA	
				IO						

	TonMax	Maximum applicable PFC Ton Pulse-Width	12.9 ₍₁₎	66 ₍₁₎	uSec	
	TonMin	Minimum applicable PFC Ton Pulse-Width		0.42	uSec	
	ToffMax	Maximum applicable PFC Dead time (Discontinuous mode)	21.3 ₍₁₎	66 ₍₂₎	uSec	
	CL	CLREF	Current Limit Comparator Internal Reference Voltage	2.5	V	
Comparator Input with 100k Pull-Up	CREF	VREF	Voltage at comparator input (Fine Tuning of Minimum THD)	0.2	0.4	V Adjusted by user
A/D Analog Inputs Section						
Analog Input	CNFG	11	Vopen	Open Analog Input Voltage (Analog Input with Internal 100k Pull-Up)	4.5	4.9
Analog Input	ZONE	12	Voper	Operation Analog Input	0	2.5
Analog Input	VDC	13				
Analog Input	ILAMP	14				
DC to AC Section						
Digital Output	HSD	15	VHSD	High level value of HSD output	4.5	S V 10pF load

		TonMax	High limit of HSD Ton Pulse Width	0.37		20.4	uSec	(3)
		TonMin	High limit of HSD Ton Pulse Width	0.37		20.4	uSec	(3)
		TonWU	Ton Pulse Width	0.37		20.4	uSec	(3)
		TonGN	Ton Pulse Width	0.37		20.4	uSec	(3)
Digital Output	LSD	VLSD	High level value of LSD output	4.5		5	V	10pF load
		LSDTon	Ton Pulse Width	0.37		20.4	uSec	(3)
Schmidt Trigger Input	CT	VIH	Positive going Input Threshold	2.5		3.5	V	
		VIL	Negative going Input Threshold	1		2.2	V	
Digital Inputs								
Digital Input With Internal 7.5K Pull-Up	IR	18	VIRO	Voltage at IR Open Input	4.8	4.98	5	V open input
Digital Input	SO	19	VDIO	Voltage at Digital Open Input	4.5	4.98	5	V open input
With Internal	S1	20						
30K to 40K	S2	21						
Pull-Up	S3	22						
	STP	23						

	DLCTR	24	Local Oscillator/Output Driver					
Digital Output	LOD	26	FLOD	Frequency of LOD output		46.9	KHz	
			VLOD	Amplitude of LOD output	4.5	5	V	10pF load
Serial Communication Section								
Digital Output	XMT	27	VXMT	Amplitude Voltage of XMT output	4.5	4.98	5	10pF load
7.5K Pull-Up				Voltage at RCV open input	4.5	4.98	5	open input
Digital Input	RCV	28	VRCV					
5K Pull-Up								
Notes:		(1)	Numbers are subject to Customization					
		(2)	Reaching its maximum value at Line Zero Cross, under Max Load and minimum input Line RMS voltage					
		(3)	EEPROM Programmable Parameters. E1 Char doc					
		(4)	C20 (See CONT_B.Sch) Charge Time to Schmidt Trigger Input Positive going Input Threshold (VIH).					
		(5)	C20 Charge Time + Software Delay Time					

The following is an operation description which describes control module 111 and ASIC 200 settings:

Customer Selectable Parameters for D.E.B. Applications

The customer can influence ballast behavior by 5 determining several ballast parameters. Software is used to determine the ballast parameters. The customer parameters below describe these parameters.

Customer Parameters Table

No.	Parameter Name	Parameter Description	Possible Range	Rational Range	Units
Frequency Parameters					
10	1 Low Switch Ton	Required LSD Pulse Width			
	2 Minimum High Switch Ton	Required Minimum HSD Pulse Width			
	3 Maximum High Switch Ton	Required Maximum HSD Pulse Width			
Lamp Curve Parameters					
15	4 Minimum Light	Expected Minimum Lamp Current Sense Voltage VILAMP(mim)			
	5 15% Light	Expected 15% Lamp Current Sense Voltage VILAMP (15%)			
	6 40% Light	Expected 15% Lamp Current Sense Voltage VILAMP (40%)			
	7 65% Light	Expected 15% Lamp Current Sense Voltage VILAMP (65%)			
Warm-up Parameters					
20	8 Warm-up High Switch Ton	Required Warm-up HSD Pulse Width			

9	Time	Required Warm-up Time			
Light Parameters					
10	Minimum Light	Required Minimum % Light Level			
11	Start Up Light	Re			
Ignition Parameters					
12	Ignition High Switch Ton	Required Ignition HSD Pulse Width	0.37-20.37	2-13	
13	Ignition Time	Required Ignition Time	0-25	0-25	mSec
14	Post Ignition High Switch Ton	Required Post Ignition HSD Pulse Width	0.37-20.37	1-13	

Parameters Tables Selection

The control module 111 contains 13 parameters tables in its PROM and one customer parameters table in its EEPROM. Only the manufacture can change the 5 parameters of tables 0-12. The customer can program its own parameters in EEPROM Table 13 using a Parameter Development Kit (PDK).

Tables 0-3: Versions for two T8-32W (parallel configuration) lamps (120V line application). Tables 4-10 12: Versions for two T8-36W (parallel configuration) lamps (230V line application).

Of course, customization of internal parameter tables is possible. A desired parameter table is selected by combination of micro-jumpers S0, S1, S2, S3 (connected 15 to S0-S3 pins) to create a hexadecimal number. Insert jumper for a logic "0", and leave open for logic "1". The Parameter Tables Selection Table below defines the selection of the desired parameters table.

Parameters Tables Selection Table

Table	S0	S1	S2	S3	Function
0	0	0	0	0	Select parameters from one of 13 Pre-Defined Tables in the PROM
1	1	0	0	0	
5	0	1	0	0	
2	1	1	0	0	
3	0	0	1	0	
4	1	0	1	0	
5	0	1	1	0	
6	1	1	1	0	
10	0	0	0	1	
7	0	1	0	1	
8	1	1	0	1	
9	0	0	1	1	
10	1	0	0	1	
11	0	1	0	1	
15	1	1	0	1	
12	0	0	1	1	
13	1	0	1	1	Select parameters from EEPROM Parameters Table
14	0	1	1	1	Reserved for Internal Use
15	1	1	1	1	PDK Programming mode. Disable Ballast Operation and enable EEPROM Parameters Table Programming by PDK.

Selected Ballast Configuration Options: Selected via A/D
Input CNFG

Control module 111 and ASIC 200 enable ballast operation in 5 different configurations as follows:

- 5 PLC D.E.B. Ballast is remote controlled from Wall Control Unit with Power Line Carrier (PLC) interface. In PLC configuration, the ballast can be designated as belonging to one of 7 different zones or as belonging to all zones. Ballast zone designation is selected via A/D input ZONE. (See PLC D.E.B. Section below).
- 10 DC D.E.B. Ballast is controlled from DC Wall Control Unit via DC lines. (See LOCAL D.E.B. Section below).
- 15 LOCAL D.E.B. Ballast is controlled from local infrared IR light & occupancy sensors. (See LOCAL D.E.B. Section below).
- 20 Occupancy D.E.B. Ballast is controlled from local occupancy sensor. (See occupancy D.E.B. Section below).
- E.B. Non Dimmable Electronic Ballast. (See E.B. Section).

The Ballast Configuration Table shows ballast configuration selection via the CNFG pin. To get the required configuration, connect a resistor between CNFG pin and GND.

Ballast Configuration Table

5

Configuration	PLC	DC	Occupancy	Local	E.B.
CNFG Voltage Range	0.73-1.22	0-0.24	0.25-0.73	1.23-1.71	1.71-2.5
Converted Digital Value	75-125	0-25	25-75	125-175	175-255
Recommended Resistor (5%)	30KΩ	0Ω	13KΩ	51KΩ	130KΩ

PLC D.E.B.

Start up

15 The ballast starts lamps at "last light level" (saved on the EEPROM). The light level stays in Last Light Level until a dimming command is sent from the wall Control Unit via PLC communication.

PLC Function

20 The ballast receives a 17-bit string from the Wall Control Unit (W.C.U.) via PLC Remote Controlled Communication. Bit allocation is as follows:

1 bit	-	Start
2 bits	-	Control operation modes
3 bits	-	7 Selected zones
6 bits	-	64 light level
4 bits	-	Check Sum
1 bit	-	Spare

The rate of communication is 1 bit per line cycle. PLC communication is synchronized to the line phase.

Ballast Zone Identification

Designation of the ballast zone identity (0-7) 5 is implemented by providing a voltage in equal equidistant increments between 0 to 2.5V to the zone pin. The Zone Selection Table is shown below.

Zone Selection Table

Zone	All Zone	1	2	3	4	5	6	7
Center Voltage	0.125	0.375	0.625	0.875	1.125	1.375	1.625	1.875
Voltage Range	0-0.25	0.25-0.5	0.5-0.75	0.75-1	1-1.25	1.25-1.5	1.5-1.75	1.75-2

EEPROM Function

When "Line Disappeared" is detected, (via the line pin) the present light is saved as "last light level" in the EEPROM. When the ballast is switched on it will revert to this "last light level". When "Table 15" (S0, S1, S2, S3 = "1") is selected, the EEPROM can be programmed to a desired parameters table. When Table 13 is selected, the parameters table is obtained from the EEPROM.

DC D.E.B.

Start Up

The ballast starts the lamps according to the last light level from the EEPROM parameters table and then increases or decreases to the DC controlled light level present in the ZONE pin. This DC level is applied from the DC control unit. The light level is

related to ZONE pin voltage according to the following formula:

$$\text{Light Level} = (\text{ZONE pin Voltage}/2.23V) \times \text{Maximum Light Level}$$

The maximum light level is obtained when the
5 ZONE pin Voltage is 2.23V (converted to 227).

The lamp light goes to 0 when the ZONE pin voltage drops under 110mV. The Ballast starts-up when ZONE pin voltage exceeds 140mV.

10 LOCAL D.E.B.

Start Up

The ballast will start the lamps according to the last light level saved in the EEPROM parameters table.

Local IR Function

15 The IR receiver output signal is connected to the IR pin.

The IR transmitter sends 8 codes: 5 Preset light levels, Up, Down and Off commands.

Light Sensor Function

20 The ballast light level is controlled by a light sensor connected via the ZONE pin. The ZONE pin is feedback input converted to a digital number and compared to the sensor reference value.

The Sensor Reference value is set to the light
25 sensor (ZONE pin) value during reset

initialization. In the case of constant voltage at the ZONE pin (open loop), the light level stays at the last light level (no error detected - Sensor Reference = ZONE pin voltage, and no dimming UP or DOWN command is generated).

The dimming command from the IR transmitter changes the sensor reference and changes the light level by a controlled close loop mechanism to get:

Light Sensor = New Sensor Reference.

10 Light Sensor voltage range is 0.2V to 2.45V.

Occupancy Function (at Local Configuration)

Two inputs serve the occupancy function:

The "Occupancy OFF" command uses the RCV pin. Logic "1" (open circuit) at the RCV pin detected as a "No Presence" and turns the ballast off. Logic "0" at the RCV pin is detected as "presence" and starts-up the ballast to last light value.

The ZONE analog input pin is also used as a "No Presence Inhibit". If ZONE pin Voltage > 2.5V then "No Presence" disabled. The ballast dims the light to the minimum light level.

After the occupancy sensor detects a presence in the room, the ballast returns to the last light level. There is no delay time between "No Presence" detection (by 25 the control module) and the dimming operation.

Occupancy D.E.B.**Start up**

Ballast will start lamps according to last light level saved in the EEPROM parameters table.

5 Occupancy Function

The RCV pin serves as a "Presence Detection" input. When "No Presence" detected (logic "High"-open circuit) at the RCV pin, the ballast dims the light to the defined "Dim Light Level" on the ZONE pin. The dim light level is saved at the "No Presence Detected" moment according to following formula:

$$\text{Dim Light Level} = [\text{Maximum Light Level}] \times [\text{ZONE Voltage at Initialization Time}] \quad 2.23V$$

The ballast returns to the maximum light level after occupancy sensor detects a presence in the room (logic "0" at ZONE pin).

Note: There is no delay time between "No Presence" detection (by Control Module) and the dimming operation.

EB**20 Start up**

Ballast will start lamps to "Maximum Light Level".

E.B. Function

The ballast operates only at the maximum light level. Dimming is not possible. As in all other configurations, the lamp current is stabilized

by closed loop control via the ILAMP feedback input pin. The ILAMP pin voltage is 0.5V at the maximum light level situation.

Housekeeping/Protection Circuits

- 5 Four input pins of the control module 111 and ASIC 200 are used for the protection functions of the ballast.

The CL input is used for current limit protection of PFC switch. The PFCD output pin (PFC Drive 10 Pulse Signal) is pulse-by-pulse inhibited when the CL input exceeds 2.5V.

The VDC A/D input pin is used for closing the DC bus (PFC Output) loop and also as a hardware over-voltage 15 protection sense input. (Input to analog comparator). The PFCD output is pulse-by-pulse inhibited when the VDC pin voltage exceeds 2.5V. Also, the VDC input is used for software over-voltage protection. Alternatively, the PFCD 20 output is pulse-by-pulse inhibited (by software) when the VDC pin voltage exceeds 2.4V.

The CT input is used to keep the half bridge at a zero voltage switching (ZVS) operation. If the load becomes capacitive, the CT input will partially block the 25 HSD or LSD outputs (increase dead times in order to keep ZVS operation). If the limitation causes total disappearance of HSD pulses 16 times, then 4 cycles are enabled without interfering with the CT input. This total cycle of 20 (16+4) will repeat

itself 16 times and if the malfunction does not disappear, it will activate the abnormal function.

The SD input is used to sense catastrophic failures of the ballast. When the SD input exceeds the Schmidt Trigger positive going threshold (2.2V-3.5V) according to catastrophic ballast failure occurrence, then hardware immediately inhibits (shuts down) the HSD & LSD outputs and software activates the abnormal function. The controller will try to start-up the ballast again 2 seconds after shutdown. If no abnormal indication is detected 2 seconds after ignition of the lamps, the abnormal protection procedure automatically resets an internal failure counter. If the failure is still detected, the controller will try to start-up the ballast 10 times with 3 second intervals between attempts. After 10 tries, the HSD & LSD outputs will be permanently inhibited. CT protection is also monitored as a catastrophic failure.

An abnormal condition of CT protection initiates the same abnormal protection procedure.

WHAT IS CLAIMED IS:

1. An electronic ballast for a gas discharge lamp; said electronic ballast comprising an input a-c circuit; a common mode inductor for connecting said input a-c circuit to a bridge connected rectifier; an inverter circuit including a high side switch and a low side switch which is coupled to said bridge connected rectifier; and a resonant circuit coupling said inverter circuit to and driving said gas discharge lamp; and a monitor circuit coupled to said common mode inductor for sensing a high frequency fault ground current, which has a frequency greater than the frequency of said input a-c circuit, to a ground connection; and a controller circuit coupled to said monitor circuit for turning off at least one of said inverter circuit and power to said inverter circuit when said high frequency ground current exceeds a given value.
2. The ballast of claim 1 which further includes a DC to DC PFC converter connected between said bridge connected rectifier and said inverter; said controller circuit having an output connected to said DC to DC PFC converter.
3. The ballast of claim 1 wherein said monitor circuit includes an auxiliary winding on said common mode inductor, and diode means connected between said auxiliary winding and said controller.
4. An electronic ballast for at least two parallel connected gas discharge lamps removably

mounted in a fixture, said ballast comprising an inverter circuit, a resonant coupling circuit and at least two gas discharge lamps; said gas discharge lamps having first and second filaments; said resonant coupling circuit including an inductor and a capacitor connected in series with said first and second filaments; first and second windings coupled to said inductor; first and second diodes connected in series with said first and second windings respectively and said first and second diodes respectively, whereby the disconnection of said lamps and said filaments from their fixtures opens the output circuit from said inverter circuit.

5. The ballast of claim 4 wherein said resonant circuit further includes a second capacitor connected across said gas discharge lamp.

6. The ballast of claim 4 wherein said inverter circuit includes a series connected high side MOSgated device and a low side MOSgated device; and a control circuit for alternately turning on and off said 5 high side and low side MOSgated devices; said series connected capacitor and inductor, said first and second filaments, and said low side MOSgated device connected in a closed series circuit.

7. The ballast of claim 6 wherein said resonant circuit further includes a second capacitor connected across said gas discharge lamp.

8. The ballast of claim 1 wherein said gas discharge lamp has first and second filaments; said

resonant coupling circuit including an inductor and a capacitor connected in series with said first and second filaments; first and second windings coupled to said inductor; first and second diodes connected in series with said first and second windings respectively and said first and second diodes respectively, whereby the disconnection of said lamp and said filaments from its fixture opens the output circuit from said inverter circuit.

9. The ballast of claim 8 wherein said resonant circuit further includes a second capacitor connected across said gas discharge lamp.

10. The ballast of claim 9 wherein said inverter circuit includes a series connected high side MOSgated device and a low side MOSgated device; and a control circuit for alternately turning on and off said high side and low side MOSgated devices; said series connected capacitor and inductor, said first and second filaments, and said low side MOSgated device connected in a closed series circuit.

11. An electronic ballast for a gas discharge lamp, said ballast comprising: an input a-c circuit; an a-c filter connected to said input a-c circuit; a rectifier bridge connected to said a-c circuit for producing an output d-c voltage from said a-c circuit input; an inverter circuit including a high side switch and a low side switch connected in series at a node and connected across the output of said inverter circuit and a load circuit connected to said node and including said gas discharge lamp; said

high side and low side switches each having input control terminals energizable to turn them on and off and each having a parallel diode; a master control circuit for applying suitably timed control signals for alternately 15 turning said high side and low side switches on and off; and a dynamic dead time control circuit in said master control circuit for insuring only a short interval between the end of current conduction by either said high side and low side devices and the beginning of conduction by the 20 other by the control of the application of controls signals to their control terminals; said dynamic dead time control circuit being coupled to and monitoring at least one of the current in said resonant load, the current in said first and second switches, the output voltage of said 25 rectifier bridge or the rate of change dv/dt of said bridge voltages and adjusting the application of turn on signals to said high side and low side switches for both capacitive and inductive operations.

12. The ballast of claim 11 which further includes a PFC stage coupled between said rectifier bridge and said inverter.

13. The ballast of claim 11 wherein said gas discharge lamp has first and second filaments; said resonant coupling circuit including an inductor and a capacitor connected in series with said first and second 5 filaments; first and second windings coupled to said inductor; first and second diodes connected in series with said first and second windings respectively and said first and second diodes

respectively, whereby the disconnection of said lamp and
10 said filaments from its fixture opens the output circuit
from said inverter circuit.

14. The ballast of claim 11 wherein said a-c
filter includes a common mode inductor.

15. The ballast of claim 14, which further
includes a monitor circuit coupled to said common mode
inductor for sensing a high frequency fault ground
current, which has a frequency greater than the frequency
5 of said input a-c circuit, to a ground connection; and a
controller circuit coupled to said monitor circuit for
turning off the power to said inverter circuit when said
high frequency ground current exceeds a given value.

16. The ballast of claim 15 wherein said gas
discharge lamp has first and second filaments; said
resonant coupling circuit including an inductor and a
capacitor connected in series with said first and second
5 filaments; first and second windings coupled to said
inductor; first and second diodes connected in series with
said first and second windings respectively and said first
and second diodes respectively, whereby the disconnection
of said lamp and said filaments from its fixture opens the
10 output circuit from said inverter circuit.

17. The device of claim 11 wherein said dynamic
dead time control circuit comprises a current transformer
in series with said resonant load circuit to measure the
current therethrough; and a comparator

5 circuit for comparing the output of said current transformer to a reference value to generate a dead time interval having a small value.

18. The device of claim 11 wherein said dynamic dead time control circuit comprises a connection to said node for monitoring the voltage at said node and a comparator circuit for composing the output of said 5 current transformer to a reference value to generate a dead time interval having a small value.

19. The device of claim 11 wherein said dynamic dead time control circuit comprises a dv/dt circuit coupled to said node for monitoring the dv/dt at said node and a comparator circuit for comparing the output of said current transformer to a reference value to generate a dead time interval having a small value.

20. The ballast of Claim 11, wherein said ballast operates at least two gas discharge lamps connected in parallel, said gas discharge lamps each having first and second filaments; said resonant coupling 5 circuit including an inductor and a capacitor connected in series with said first and second filaments; first and second windings coupled to said inductor; first and second diodes connected in series with said first and second windings respectively and said first and second diodes 10 respectively, whereby the disconnection of all of said lamps and said filaments from their fixtures opens the output circuit from said inverter circuit.

21. The ballast of Claim 15, wherein said ballast operates at least two gas discharge lamps connected in parallel, said gas discharge lamps each having first and second filaments; said resonant coupling circuit including an inductor and a capacitor connected in series with said first and second filaments; first and second windings coupled to said inductor; first and second diodes connected in series with said first and second windings respectively and said first and second diodes respectively, whereby the disconnection of all of said lamps and said filaments from their fixtures opens the output circuit from said inverter circuit.

22. An electronic control module for controlling the operation of an electronic ballast for at least one lamp, said control module comprising:
an integrated circuit, said integrated circuit
5 operable in accordance with control information to drive a first switch and a second switch to power said at least one lamp using a combination of pulse width modulation and frequency modulation; and
a first memory coupled to said integrated circuit,
10 said first memory storing a plurality of parameters tables, each parameters table having said control information for said integrated circuit.

23. The electronic control module of claim 22, wherein at least one of said plurality of parameters tables is user programmable.

24. The electronic control module of claim 22, wherein said electronic ballast is dimmable, said integrated circuit controls said dimming operation by varying the combination of pulse width modulation and frequency modulation applied to said first and second switches.

25. The electronic control module of claim 24, wherein said integrated circuit independently controls said first switch and said second switch to achieve zero voltage switching, fully-protected operation.

26. The electronic control module of claim 25, wherein said first switch and said second switch are arranged in a half-bridge configuration, said integrated circuit controlling the operation of said first and second switches to maintain an inductive half-bridge load which operates approximately at resonance by driving a respective one of said first and second switches under reverse conduction when a voltage across said corresponding switch is approximately zero.

27. The electronic control module of claim 24, wherein current through said at least one lamp is monitored by said integrated circuit, said integrated circuit controlling said current to maintain a dimming level of said at least one lamp.

28. The electronic control module of claim 27, wherein at least one parameter in each of said at least one parameters tables is a linear representation

of a segment of a non-linear portion of a light level to
5 lamp current curve.

29. The electronic control module of claim 22,
wherein said control module further comprises a power line
carrier interface and a direct current control, said
control module being operable in at least one of the
5 following modes:

a dimmable electronic ballast controlled from a
wall control unit via said power line carrier interface;

a dimmable electronic ballast, controlled from a
wall control unit via said direct current control
10 interface;

a dimmable electronic ballast controlled at
least one infrared light and occupancy sensor;

a dimmable electronic ballast controlled at
least one occupancy sensor;

15 a non-dimmable electronic ballast.

30. The electronic control module of claim 22,
further comprising at least one protection circuit.

31. The electronic control module of claim 30,
wherein said protection circuit comprises at least one of:
a current limiting protection circuit, said
current limiting protection circuit causing an inhibition
5 of drive signals to said first and second switches when a
predetermined amount of current is being drawn by said
first and second switches;

an abnormal shut down protection circuit, said abnormal shut down protection circuit shutting down drive signals to said first and second switches when a catastrophic failure of said ballast control module is detected;

10 an over-voltage protection sense circuit, said over-voltage protection circuit causing an inhibition of drive signals to said first and second switches when a predetermined voltage drop is detected across said first and second switches; and

15 a capacitive operation protection circuit, said capacitive operation protection circuit increasing a dead time interval in operating said first and second switches when a load on said electronic ballast becomes capacitive.

20 32. The electronic control module of claim 22, wherein said first memory is located within a same application specific integrated circuit as said integrated circuit.

33. An integrated circuit for controlling the operation of an electronic lamp ballast, said integrated circuit comprising:

5 a central logic supervisor controlling the overall operation of said electronic lamp ballast;

10 a dc/ac generator module, said dc/ac generator module being coupled to said central logic supervisor and providing drive signals for an inverter circuit, said inverter circuit having a first switch and a second switch;

a power line controller module, said power line controller module being coupled to said central

logic supervisor and receiving dimming control data across a power line; and,

15 a power factor correction module, said power factor correction module being coupled to said central logic supervisor and controlling power factor detection and correction for said electronic lamp ballast.

34. The integrated circuit of claim 33, wherein said integrated circuit operates in accordance with control information arranged in as a plurality of parameters tables.

35. The integrated circuit of claim 33, wherein said dc/ac generator module is comprised of:

5 a first pulse width modulator logic circuit;
 a second pulse width modulator logic circuit;
 a first latch coupled to said first pulse width modulator logic circuit and providing first pulse data to said first pulse width modulator logic ,
 a second latch coupled to said second pulse width modulator logic circuit and providing second pulse
10 data to said second pulse width modulator logic;
 said first pulse width modulator circuit and second pulse width modulator logic circuit being coupled together to generate a pulse train having a pulse width determined in accordance with said first pulse data and
15 said second pulse data;
 a dead time controller coupled to said first pulse width modulator circuit and second pulse width modulator logic circuit for adjusting said pulse train to dynamically vary a dead time interval to ensure

20 only a short interval between the end of current conduction by either of said first switch or said second switch and the beginning of conduction for the other of said first switch or said second switch; and
an abnormal logic circuit, said abnormal logic
25 circuit monitoring said pulse train to detect a presence or absence of a condition in which said pulse train overlaps with an output of said first pulse width modulator circuit.

36. The integrated circuit of claim 35, wherein said abnormal logic circuit comprises a first counter and a monitoring module, said first counter being incremented when said monitoring module detects that said pulse train
5 does not overlap with said output of said first pulse width modulator circuit, said first counter generating an abnormal condition message upon reaching a first predetermined quantity.

37. The integrated circuit of claim 36,
wherein said abnormal logic circuit further comprises a second counter, said second counter allowing said da/ac module to perform a predetermined quantity of pulse train
5 cycles when:

said monitoring module detects that said pulse train does not overlap with said output of said first pulse width modulator circuit; and

said first predetermined quantity has not been
10 reached.

38. The integrated circuit of claim 33, wherein said dc/ac module controls a dimming operation of at least one lamp coupled to said electronic lamp

ballast by varying a combination of pulse width modulation
5 and frequency modulation applied to said first and second
switches.

39. The integrated circuit of claim 33, wherein
said integrated circuit independently controls said first
switch and said second switch to achieve zero voltage
switching, fully-protected operation.

40. The integrated circuit of claim 39, wherein
said first switch and said second switch are arranged in a
half-bridge configuration, said integrated circuit
controlling the operation of said first and second
5 switches to maintain an inductive half-bridge load which
operates approximately at resonance by driving a
respective one of said first and second switches under
reverse conduction when a voltage across said
corresponding switch is approximately zero.

41. The integrated circuit of claim 38, wherein
current through said at least one lamp is monitored by
said dc/ac module, said dc/ac module controlling said
current to maintain a dimming level of said at least one
5 lamp.

42. The integrated circuit of claim 41, wherein
said integrated circuit operates in accordance with
parameters retrieved from a parameters table.

43. The integrated circuit of claim 42, wherein
at least one parameter in said parameters table is a
linear representation of a segment of a

non-linear portion of a light level to lamp current curve.

44. The integrated circuit of claim 33, wherein said power line control module further comprises a power line carrier interface and said central logic supervisor comprises a direct current control, said integrated circuit being operable in at least one of the following modes:

a dimmable electronic ballast controlled from a wall control unit via said power line carrier interface;

10 a dimmable electronic ballast controlled from a wall control unit via said direct current control interface;

a dimmable electronic ballast controlled at least one infrared light and occupancy sensor;

15 a dimmable electronic ballast controlled at least one occupancy sensor;

a non-dimmable electronic ballast.

45. The integrated circuit of claim 33, further comprising at least one protection circuit.

46. The integrated circuit of claim 45, wherein said protection circuit comprises at least one of:

a current limiting protection circuit, said current limiting protection circuit causing an inhibition 5 of drive signals to said first and second switches when a predetermined amount of current is being drawn by said first and second switches;

an abnormal shut down protection circuit, said abnormal shut down protection circuit shutting down drive signals to said first and second switches when a catastrophic failure of said ballast control module is detected;

an over-voltage protection sense circuit, said over-voltage protection circuit causing an inhibition of drive signals to said first and second switches when a predetermined voltage drop is detected across said first and second switches; and

a capacitive operation protection circuit, said capacitive operation protection circuit increasing a dead time interval in operating said first and second switches when a load on said electronic ballast becomes capacitive.

47. A method for controlling the dimming operation of an electronic ballast, comprising the steps of:

monitoring a current through a load coupled to said electronic ballast; and

controlling said current to maintain a dimming level.

48. The method of claim 47, wherein said current is controlled by controlling the operation of a first switch and a second switch to maintain an inductive half-bridge load which operates approximately at resonance by driving a respective first one of said first and second switches under reverse conduction when a voltage across said corresponding switch is approximately zero.




FIG. 1 (PRIOR ART)




FIG. 2




FIG. 3 (PRIOR ART)




FIG. 4 (PRIOR ART)




FIG. 5




FIG. 6 (PRIOR ART)




FIG. 7






FIG. 8




(CURRENT SENSE PROTECTION)

FIG. 9




(VOLTAGE SENSE PROTECTION)

FIG. 10




(DV/DT SENSE PROTECTION)

FIG. 11



(CONTINUOUS REACTIVE LOAD)

FIG. 12



(PREDICTED MINIMUM DEAD TIME)

FIG. 13




FIG. 14


(INTERCONNECTION DIAGRAM FOR
PLC CONTROL APPLICATION)

FIG. 15





FIG. 16



(BRIDGE CONTROL GRAPHICAL DESCRIPTION OF RANGE
OF THE PULSE WIDTH FOR THE BRIDGE SWITCHES)

FIG. 17




FIG. 17A




FIG. 20




FIG. 18

(ASIC DC/AC BLOCK DIAGRAM)




FIG. 19




FIG. 21




FIG. 21A

ASIC PIN ASSIGNMENT

Die Pin Name	PLC D.E.B.	DC D.E.B.	LOCAL D.E.B.	OCC D.E.B.	E.B.	W.C.U.	Notes
Vcc Digital	+	+	+	+	+	+	
Gnd Digital	+	+	+	+	+	+	
X1-Crystal	+	+	+	+	+	+	
X2-Crystal	+	+	+	+	+	+	
Reset	+	+	+	+	+	+	
Vcc Analog	+	+	+	+	+	+	
Gnd Analog	+	+	+	+	+	+	
V Ref.	+	+	+	+	+	+	
I0	30Kohm	0ohm	51Kohm	13Kohm	130Kohm	x	Analog
I1	Zone	DC control	Sensor,Occ	Occ. Dimmed level	x	Sensor,Occ	Analog
I2	VDC (dc bus)	VDC (dc bus)	VDC (dc bus)	VDC (dc bus)	VDC (dc bus)	x	Analog
I3	ILamp	ILamp	ILamp	ILamp	ILamp	x	Analog
I4,I5,I6,I7	x	x	x	x	x	x	not used
Line Int.	+	+	+	+	+	+	
IR	x	x	+	x	x	+	
S0-S3	+	+	+	+	+	Key0-Key3 table	
Sclk	Sclk	Sclk	Sclk	Sclk	Sclk	Sclk	table
Tx	Sda	Sda	Sda	Sda	Sda	Sda	table
Recv	x	x	Occ. OFF	Occ.	x	com. rcvr	
Disp. Blank	x	x	x	x	x	+	
Disp. Data	x	x	x	x	x	+	
Disp. Clk	x	x	x	x	x	+	
Abnormal	+	+	+	+	+	x	
Zero Curr.	+	+	+	+	+	x	
Curr. Ref.	+	+	+	+	+	x	
Curr. Limit	+	+	+	+	+	x	
Center tap	+	+	+	+	+	x	
PLC Drv	x	x	x	x	x	+	
H.S.D.	+	+	+	+	+	x	
L.S.D.	+	+	+	+	+	x	
PLC Data	+	x	x	x	x	x	
PFC Drv	+	+	+	+	+	x	
AD0-AD7	x	x	x	x	x	+	Ext ROM use
AB-A12	x	x	x	x	x	+	Ext ROM use
ALE	x	x	x	x	x	+	Ext ROM use
WR	x	x	x	x	x	+	Ext ROM use
RD	x	x	x	x	x	+	Ext ROM use
Int/ExtROM	x	x	x	x	x	+	Ext ROM use
Psan	x	x	x	x	x	+	Ext ROM use

FIG. 22




FIG. 23




FIG. 24

FIG. 25

